


## NDS9925A Dual N-Channel Enhancement Mode Field Effect Transistor


## **General Description**

These N-Channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

## **Features**

- 4.5A, 20V.  $R_{DS(ON)} = 0.06\Omega$  @  $V_{GS} = 4.5V$   $R_{DS(ON)} = 0.075\Omega$  @  $V_{GS} = 2.7V$ .
- High density cell design for extremely low R<sub>DS(ON)</sub>.
- High power and current handling capability in a widely used surface mount package.
- Dual MOSFET in surface mount package.





**Absolute Maximum Ratings**  $T_A = 25$ °C unless otherwise not

Symbol	Parameter		NDS9925A	Units
V <sub>DSS</sub>	Drain-Source Voltage		20	V
V <sub>GSS</sub>	Gate-Source Voltage		8	V
l <sub>D</sub>	Drain Current - Continuous	(Note 1al	4.5	А
	- Pulsed		15	
P <sub>o</sub>	Power Dissipation for Dual Operation		2	W
	Power Dissipation for Single Operation	(Note 1a)	1.6	
		(Note 1b)	1	
		(Note 1c)	0.9	
T <sub>J</sub> ,T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to 150	
THERMA	L CHARACTERISTICS	•		•

R <sub>eJA</sub>	Thermal Resistance, Junction-to-Ambient (Note 1a)	78	°CW
R <sub>eJC</sub>	Thermal Resistance, Junction-to-Case (Note 1)	40	°CW

Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHA	RACTERISTICS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA		20			٧
l <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 16 \text{ V}, V_{GS} = 0 \text{ V}$				1	μA
			T <sub>J</sub> = 55°C			10	μΑ
GSSF	Gate - Body Leakage, Forward	$V_{GS} = 8 \text{ V}, V_{OS} = 0 \text{ V}$				100	nΑ
I <sub>GSSR</sub>	Gate - Body Leakage, Reverse	$V_{GS} = -8 \text{ V}, V_{DS} = 0 \text{ V}$				-100	nΑ
ON CHAP	RACTERISTICS (Note 2)						
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_{D} = 250 \mu\text{A}$		0.4		1	٧
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = 4.5 \text{ V}, I_{D} = 4.5 \text{ A}$				0.06	Ω
		$V_{GS} = 2.7 \text{ V}, I_D = 1 \text{ A}$				0.075	1
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = 4.5 \text{ V}, V_{DS} = 5 \text{ V}$		15			А
		$V_{GS} = 2.7 \text{ V}, V_{DS} = 5 \text{ V}$		5			1
DRAIN-SC	OURCE DIODE CHARACTERISTICS AND	D MAXIMUM RATINGS					
l <sub>s</sub>	Maximum Continuous Drain-Source Diode Forward Current					1.3	Α
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_S = 1.3 \text{ A (Note 2)}$				1.2	٧


## Notes:

1. R<sub>e,A</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>e,C</sub> is guaranteed by design while R<sub>e,C</sub> is determined by the user's board design.

$$P_D(t) = \frac{T_J T_A}{R_{B,A}(t)} = \frac{T_J T_A}{R_{B,C}(t)} = I_D^2(t) \times R_{DS(ON) \oplus T_J}$$

Typical R<sub>eux</sub> for single device operation using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

- a. 78°C/W when mounted on a 0.5 in² pad of 2oz copper.
- b. 125°C/W when mounted on a 0.02 in² pad of 2oz copper.
- c. 135°C/W when mounted on a 0.003 in² pad of 2oz copper.



2. Pulse Test: Pulse Width ≤ 300µs, Duty Cycle ≤ 2.0%.