

NDS9435A



Single P-Channel Enhancement Mode Field Effect Transistor

General Description

These P-Channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior switching performance. These devices are particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

Features

- -5.3A, -30V. $R_{DS(ON)} = 0.05\Omega$ @ $V_{GS} = -10V$
 $R_{DS(ON)} = 0.07\Omega$ @ $V_{GS} = -6V$
 $R_{DS(ON)} = 0.09\Omega$ @ $V_{GS} = -4.5V$.
- High density cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability in a widely used surface mount package.



Absolute Maximum Ratings $T_A = 25^\circ C$ unless otherwise noted

Symbol	Parameter	NDS9435A	Units
V_{DSS}	Drain-Source Voltage	-30	V
V_{GSS}	Gate-Source Voltage	± 20	V
I_D	Drain Current - Continuous - Pulsed	± 5.3	A
		± 20	
P_D	Maximum Power Dissipation	2.5	W
		1.2	
		1	
T_J, T_{STC}	Operating and Storage Temperature Range	-55 to 150	°C

THERMAL CHARACTERISTICS

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1a)	50	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case (Note 1)	25	°C/W

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
OFF CHARACTERISTICS						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{\text{GS}} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-30			V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}} = -24 \text{ V}, V_{\text{GS}} = 0 \text{ V}$			-1	μA
		$V_{\text{DS}} = -15 \text{ V}, V_{\text{GS}} = 0 \text{ V}$	$T_J = 70^\circ\text{C}$		-5	μA
I_{GSSF}	Gate - Body Leakage, Forward	$V_{\text{GS}} = 20 \text{ V}, V_{\text{DS}} = 0 \text{ V}$			100	nA
I_{GSSR}	Gate - Body Leakage, Reverse	$V_{\text{GS}} = -20 \text{ V}, V_{\text{DS}} = 0 \text{ V}$			-100	nA
ON CHARACTERISTICS (Note 2)						
V_{GTH}	Gate Threshold Voltage	$V_{\text{DS}} = V_{\text{GS}}, I_D = -250 \mu\text{A}$	-1	-1.4		V
		$T_J = 125^\circ\text{C}$	-0.7	-1		
$R_{\text{DS(on)}}$	Static Drain-Source On-Resistance	$V_{\text{GS}} = -10 \text{ V}, I_D = -5.3 \text{ A}$		0.038	0.05	Ω
		$T_J = 125^\circ\text{C}$		0.054	0.1	
		$V_{\text{GS}} = -6 \text{ V}, I_D = -4.7 \text{ A}$		0.046	0.07	
$I_{\text{D(on)}}$	On-State Drain Current	$V_{\text{GS}} = -4.5 \text{ V}, I_D = -4.2 \text{ A}$		0.064	0.09	A
		$V_{\text{GS}} = -10 \text{ V}, V_{\text{DS}} = -5 \text{ V}$	-20			
		$V_{\text{GS}} = -4.5, V_{\text{DS}} = -5\text{V}$	-5			
g_{FS}	Forward Transconductance	$V_{\text{DS}} = 15 \text{ V}, I_D = 5.3 \text{ A}$		10		S
DYNAMIC CHARACTERISTICS						
C_{iss}	Input Capacitance	$V_{\text{DS}} = 15 \text{ V}, V_{\text{GS}} = 0 \text{ V}, f = 1.0 \text{ MHz}$		950		pF
C_{oss}	Output Capacitance			610		pF
C_{rss}	Reverse Transfer Capacitance			220		pF
SWITCHING CHARACTERISTICS (Note 2)						
$t_{\text{D(on)}}$	Turn - On Delay Time	$V_{\text{DD}} = -15 \text{ V}, I_D = -1 \text{ A}, V_{\text{GEN}} = -10 \text{ V}, R_{\text{GEN}} = 6 \Omega$		10	30	ns
t_r	Turn - On Rise Time			18	60	ns
$t_{\text{D(off)}}$	Turn - Off Delay Time			80	120	ns
t_f	Turn - Off Fall Time			45	100	ns
Q_g	Total Gate Charge	$V_{\text{DS}} = -15 \text{ V}, I_D = -5.3 \text{ A}, V_{\text{GS}} = -10 \text{ V}$		29	40	nC
Q_{gs}	Gate-Source Charge			3		nC
Q_{gd}	Gate-Drain Charge			9		nC

Electrical Characteristics ($T_A = 25^\circ\text{C}$ unless otherwise noted)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
I_S	Maximum Continuous Drain-Source Diode Forward Current				-1.9	A
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}$, $I_S = -5.3 \text{ A}$ (Note 2)		0.85	-1.3	V
t_{rr}	Reverse Recovery Time	$V_{GS} = 0 \text{ V}$, $I_F = -5.3 \text{ A}$, $dI_F/dt = 100 \text{ A}/\mu\text{s}$			100	ns




Notes:

1. R_{thJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{thJC} is guaranteed by design while R_{thCA} is determined by the user's board design.

$$P_D(t) = \frac{T_J - T_A}{R_{thJA}(t)} = \frac{T_J - T_A}{R_{thJC} + R_{thCA}(t)} = I_D^2(t) \times R_{DS(on)}@T_J$$

Typical R_{thJA} using the board layouts shown below on 4.5" x 5" FR-4 PCB in a still air environment:

- a. 50°C/W when mounted on a 1 in² pad of 2oz copper.
- b. 105°C/W when mounted on a 0.04 in² pad of 2oz copper.
- c. 125°C/W when mounted on a 0.006 in² pad of 2oz copper.

1a

1b

1c


Scale 1 : 1 on letter size paper

2. Pulse Test: Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2.0\%$.

Typical Electrical Characteristics




Figure 1. On-Region Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 3. On-Resistance Variation with Temperature




Figure 4. On-Resistance Variation with Drain Current and Temperature




Figure 5. Transfer Characteristics




Figure 6. Gate Threshold Variation with Temperature

Typical Electrical Characteristics (continued)




Figure 7. Breakdown Voltage Variation with Temperature




Figure 8. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 9. Capacitance Characteristics




Figure 10. Gate Charge Characteristics




Figure 11. Switching Test Circuit




Figure 12. Switching Waveforms

Typical Electrical and Thermal Characteristics (continued)




Figure 13. Transconductance Variation with Drain Current and Temperature




Figure 14. SO-8 Maximum Steady-State Power Dissipation versus Copper Mounting Pad Area.




Figure 15. Maximum Steady-State Drain Current versus Copper Mounting Pad Area.




Figure 16. Maximum Safe Operating Area




Figure 17. Transient Thermal Response Curve.

Note: Thermal characterization performed using the conditions described in note 1c. Transient thermal response will change depending on the circuit board design.