

# **NDH8502P**


## **Dual P-Channel Enhancement Mode Field Effect Transistor**

### **General Description**


These P-Channel enhancement mode power field effect transistors are produced using National's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance and provide superior performance. switching These devices particularly suited for low voltage applications such as notebook computer power management and other battery powered circuits where fast switching, low in-line power loss, and resistance to transients are needed.

#### **Features**

- -2.3A, -30V.  $R_{DS(ON)} = 0.11\Omega @ V_{GS} = -10V$  $R_{DS(ON)} = 0.18\Omega @ V_{GS} = -4.5V$
- High density cell design for extremely low R<sub>DS(ON)</sub>
- Enhanced SuperSOT™-8 small outline surface mount package with high power and current handling capability.







Absolute Maximum Ratings T<sub>a</sub> = 25°C unless otherwise noted

Symbol	Parameter		NDH8502P	Units
V <sub>DSS</sub>	Drain-Source Voltage		-30	V
V <sub>GSS</sub>	Gate-Source Voltage		-20	V
I <sub>D</sub>	Drain Current - Continuous	(Note 1)	-2.3	А
	- Pulsed		-7	
P <sub>D</sub>	Maximum Power Dissipation	(Note 1)	0.9	w
T,,T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to 150	•€

#### THERMAL CHARACTERISTICS

R <sub>OJA</sub>	Thermal Resistance, Junction-to-Ambient	(Note 1)	135	°CW
Reuc	Thermal Resistance, Junction-to-Case	(Note 1)	40	°CW


Symbol	Parameter	Conditions		Min	Тур	Max	Units
OFF CHA	ARACTERISTICS						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V, } I_{D} = -250  \mu\text{A}$		-30			٧
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}$				-1	μА
			T <sub>J</sub> = 55℃			-10	μΑ
 GSSF	Gate - Body Leakage, Forward	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$				100	nA
GSSR	Gate - Body Leakage, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$				-100	nA
ON CHAP	RACTERISTICS (Note 2)						
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS'} I_D = -250 \mu\text{A}$		-1	-1.5	-3	٧
			T <sub>J</sub> = 125°C	-0.7	-1.2	-2.2	
R <sub>DS(ON)</sub>	Static Drain-Source On-Resistance	$V_{GS} = -10 \text{ V}, I_{D} = -2.3 \text{ A}$				0.11	Ω
			T <sub>J</sub> = 125℃			0.2	]
		$V_{GS} = -4.5 \text{ V}, I_D = -1.8 \text{ A}$				0.18	
D(on)	On-State Drain Current	$V_{GS} = -10 \text{ V}, V_{DS} = -5 \text{ V}$		-7			Α
$g_{fs}$	Forward Transconductance	$V_{os} = -10 \text{ V}, I_{o} = -2.3 \text{ A}$			3		S
DRAIN-S	OURCE DIODE CHARACTERISTICS	AND MAXIMUM RATINGS					
l <sub>s</sub>	Maximum Continuous Drain-Source Diode Forward Current					-0.75	Α
V <sub>so</sub>	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, l_S = -0.75 \text{ A} \text{ (Note 2)}$				-1.2	V

#### Notes

$$P_{D}(t) = \frac{T_{J} - T_{A}}{R_{0,IA}(t)} = \frac{T_{J} - T_{A}}{R_{0,IC} + R_{0CA}(t)} = I_{D}^{2}(t) \times R_{DS(ON)@T_{J}}$$

Typical R<sub>BJA</sub> using the board layouts shown below on 4.5"x5" FR-4 PCB in a still air environment:

135°C/W when mounted on a 0.005 in² pad of 2oz copper.



Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width ≤ 300 µs, Duty Cycle ≤ 2.0%.

R<sub>NA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>NA</sub> is guaranteed by design while R<sub>RCA</sub> is determined by the user's board design.