

74ACTQ823

Quiet Series 9-Bit D Flip-Flop with TRI-STATE® Outputs

General Description



The 'ACTQ823 is a 9-bit buffered register. It features Clock Enable and Clear which are ideal for parity bus interfacing in high performance microprogramming systems. The ACTQ823 utilizes NSC Quiet Series technology to guarantee quiet output switching and improved dynamic threshold performance. FACT Quiet Series™ features GTO output control and undershoot corrector in addition to a split ground bus for superior performance.

Features


- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Inputs and outputs on opposite sides of package allow easy interface with microprocessors
- Improved latch-up immunity
- 'ACTQ823 has TTL-compatible inputs
- 4 kV minimum ESD immunity

Ordering Code: See Section 8

Logic Symbols



Connection Diagram



Pin Names	Description
D ₀ -D ₈	Data Inputs
O ₀ -O ₈	Data Outputs
OE	Output Enable
CLR	Clear
CP	Clock Input
EN	Clock Enable

Functional Description

The 'ACTQ823 consists of nine D-type edge-triggered flip-flops. These have TRI-STATE outputs for bus systems organized with inputs and outputs on opposite sides. The buffered clock (CP) and buffered Output Enable (\overline{OE}) are common to all flip-flops. The flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH CP transition. With \overline{OE} LOW, the contents of the flip-flops are available at the outputs. When \overline{OE} is HIGH, the outputs go to the high impedance state. Operation of the \overline{OE} input does not affect

the state of the flip-flops. In addition to the Clock and Output Enable pins, there are Clear (CLR) and Clock Enable (EN) pins. These devices are ideal for parity bus interfacing in high performance systems.

When CLR is LOW and \overline{OE} is LOW, the outputs are LOW. When CLR is HIGH, data can be entered into the flip-flops. When EN is LOW, data on the inputs is transferred to the outputs on the LOW-to-HIGH clock transition. When the EN is HIGH, the outputs do not change state, regardless of the data or clock input transitions.

Function Table

OE	CLR	EN	CP	D	Internal	Output	Function
					Q	O	
H	X	L	/	L	L	Z	High Z
H	X	L	/	H	H	Z	High Z
H	L	X	X	X	L	Z	Clear
L	L	X	X	X	L	L	Clear
H	H	H	X	X	NC	Z	Hold
L	H	H	X	X	NC	NC	Hold
H	H	L	/	L	L	Z	Load
H	H	L	/	H	H	Z	Load
L	H	L	/	L	L	L	Load
L	H	L	/	H	H	H	Load

H = HIGH Voltage Level

L = LOW Voltage Level


X = Immaterial

Z = High Impedance

/ = LOW-to-HIGH Transition

NC = No Change

Logic Diagram



TL/F/10921-5

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Rating (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{CC})	-0.5V to +7.0V
DC Input Diode Current (I_{IK})	
$V_I = -0.5V$	-20 mA
$V_I = V_{CC} + 0.5V$	+20 mA
DC Input Voltage (V_I)	-0.5V to $V_{CC} + 0.5V$
DC Output Diode Current (I_{OK})	
$V_O = -0.5V$	-20 mA
$V_O = V_{CC} + 0.5V$	+20 mA
DC Output Voltage (V_O)	-0.5V to $V_{CC} + 0.5V$
DC Output Source or Sink Current (I_O)	± 50 mA
DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND})	± 50 mA
Storage Temperature (T_{STG})	-65°C to +150°C
DC Latch-Up Source or Sink Current	± 300 mA
Junction Temperature (T_J)	140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation of FACT™ circuits outside databook specifications.

Recommended Operating Conditions (Note 2)

Supply Voltage (V_{CC})	4.5V to 5.5V
'ACTQ	
Input Voltage (V_I)	0V to V_{CC}
Output Voltage (V_O)	0V to V_{CC}
Operating Temperature (T_A)	-40°C to +85°C
74ACTQ	
Minimum Input Edge Rate $\Delta V/\Delta t$	
'ACTQ Devices	
V_{IN} from 0.8V to 2.0V	
$V_{CC} @ 4.5V, 5.5V$	125 mV/ns

Note 2: All commercial packaging is not recommended for applications requiring greater than 200 temperature cycles from -65°C to +150°C.

DC Electrical Characteristics for 'ACTQ Family Devices

Symbol	Parameter	V_{CC} (V)	74ACTQ		Units	Conditions		
			$T_A = +25^\circ C$					
			Typ	Guaranteed Limits				
V_{IH}	Minimum High Level Input Voltage	4.5	1.5	2.0	2.0	V		
V_{IH}		5.5	1.5	2.0	2.0			
V_{IL}	Maximum Low Level Input Voltage	4.5	1.5	0.8	0.8	V		
V_{IL}		5.5	1.5	0.8	0.8			
V_{OH}	Minimum High Level Output Voltage	4.5	4.49	4.4	4.4	$I_{OUT} = \frac{50}{V} \mu A$		
		5.5	5.49	5.4	5.4			
V_{OL}	Maximum Low Level Output Voltage	4.5		3.86	3.76	$*V_{IN} = V_{IL} \text{ or } V_{IH}$		
		5.5		4.86	4.76	$I_{OH} = 24 \text{ mA}$		
I_{IN}	Maximum Input Leakage Current	4.5	0.001	0.1	0.1	$I_{OUT} = 50 \mu A$		
		5.5	0.001	0.1	0.1			
I_{OL}	Maximum Low Level Output Current	4.5		0.36	0.44	$*V_{IN} = V_{IL} \text{ or } V_{IH}$		
		5.5		0.36	0.44	$I_{OL} = 24 \text{ mA}$		
I_{IN}	Maximum Input Leakage Current	5.5		± 0.1	± 1.0	$V_I = V_{CC}, GND$		
I_{OL}	Maximum TRI-STATE Leakage Current	5.5		± 0.5	± 5.0	$V_I = V_{IL}, V_{IH}$		
I_{OHD}	Maximum I_{CC}/Input	5.5	0.6		1.5	$V_I = V_{CC} - 2.1V$		
I_{OLD}	†Minimum Dynamic Output Current	5.5			75	$V_{OLD} = 1.65V \text{ Max}$		
		5.5			-75	$V_{OHD} = 3.85V \text{ Min}$		

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

DC Electrical Characteristics for 'ACTQ Family Devices (Continued)

Symbol	Parameter	V _{CC} (V)	74ACTQ		Units	Conditions
			T _A = +25°C	T _A = -40°C to +85°C		
			Typ	Guaranteed Limits		
I _{CC}	Maximum Quiescent Supply Current	5.5		8.0	80.0	μA V _{IN} = V _{CC} or GND
V _{OOLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	1.1	1.5		V Figures 2-12, 13 (Notes 1, 2)
V _{OOLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.6	-1.2		V Figures 2-12, 13 (Notes 1, 2)
V _{IHD}	Minimum High Level Dynamic Input Voltage	5.0	1.9	2.2		V (Notes 1, 3)
V _{ILD}	Maximum Low Level Dynamic Input Voltage	5.0	1.2	0.8		V (Notes 1, 3)

*All outputs loaded; thresholds on input associated with output under test.

†Maximum test duration 2.0 ms, one output loaded at a time.

Note 1: PDIP package.

Note 2: Max number of outputs defined as (n). Data inputs are driven 0V to 3V. One output @ GND.

Note 3: Max number of data inputs (n) switching. (n - 1) inputs switching 0V to 3V ('ACTQ). Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}), f = 1 MHz.

AC Electrical Characteristics: See Section 2 for Waveforms

Symbol	Parameter	V _{CC} * (V)	74ACTQ			Units	Fig. No.
			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF		
			Min	Typ	Max		
t _{PLH} , t _{PHL}	Propagation Delay CP to O _n	5.0	2.0	7.0	9.0	2.0	10.0 ns 2-3, 4
t _{PLH} , t _{PHL}	Propagation Delay CLR to O _n	5.0	2.0	7.0	9.0	2.0	10.0 ns 2-3, 4
t _{PZH} , t _{PZL}	Output Enable Time OE to O _n	5.0	2.5	8.0	10.0	2.5	11.0 ns 2-5, 6
t _{PHZ} , t _{PLZ}	Output Disable Time OE to O _n	5.0	1.0	6.0	8.0	1.0	9.0 ns 2-5, 6
t _{OSLH} , t _{OSSH}	Output to Output Skew** D _n to O _n	5.0		0.5	1.0		1.0 ns

*Voltage Range 5.0 is 5.0V ± 0.5V.

**Skew is defined as the absolute value of the difference between the actual propagation delay for any two outputs within the same packaged device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (t_{OSLH}) or LOW to HIGH (t_{OSSH}). Parameter guaranteed by design. Not tested.

AC Operating Requirements: See Section 2 for Waveforms

Symbol	Parameter	V _{CC} * (V)	74ACTQ		74ACTQ	Units	Fig. No.
			T _A = +25°C C _L = 50 pF		T _A = -40°C to +85°C C _L = 50 pF		
			Typ	Guaranteed Minimum			
t _s	Setup Time, HIGH or LOW D to CP	5.0	0.5	3.0	3.0	ns	2-7
t _h	Hold Time, HIGH or LOW D _n to CP	5.0	0	1.5	1.5	ns	2-7
t _s	Setup Time, HIGH or LOW EN to CP	5.0	0	3.0	3.0	ns	2-7
t _h	Hold Time, HIGH or LOW EN to CP	5.0	0	1.5	1.5	ns	2-7
t _w	CP Pulse Width HIGH or LOW	5.0	2.5	4.0	4.0	ns	2-4
t _w	CLR Pulse Width, LOW	5.0	3.0	4.0		ns	2-4
t _{rec}	CLR to CP Recovery Time	5.0	1.5	3.5	4.0	ns	2-4, 7

*Voltage Range 5.0 is 5.0V ± 0.5V

Capacitance

Symbol	Parameter	Typ	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance	54	pF	V _{CC} = 5.0V