

3V, 512M-BIT [x 1/x 2/x 4] CMOS MXSMIO® (SERIAL MULTI I/O) FLASH MEMORY

Key Features

- Protocol Support Single I/O, Dual I/O and Quad I/O
- Supports DTR (Double Transfer Rate) Mode
- Supports clock frequencies up to 166MHz
- Quad I/O mode is permanently enabled



Contents

1. FEATU	JRES	5
2. GENE	RAL DESCRIPTION	6
	Table 1. Read performance Comparison	6
3. PIN C	ONFIGURATIONS	
4. PIN DI	ESCRIPTION	7
	K DIAGRAM	
	PROTECTION	
U. DAIA	Table 2. Protected Area Sizes	
	Table 3. 4K-bit Secured OTP Definition	
7 Memo	ry Organization	
7. WICITIO	Table 4. Memory Organization	
o DEVIC	CE OPERATION	
8-1. 8-2.	256Mb Address ProtocolQuad Peripheral Interface (QPI) Read Mode	
_	MAND DESCRIPTION	
J. 0011111	Table 5. Command Set	
9-1.	Write Enable (WREN)	
9-1. 9-2.	Write Disable (WRDI)	
9-3.	Factory Mode Enable (FMEN)	
9-4.	Read Identification (RDID)	
9-5.	Release from Deep Power-down (RDP), Read Electronic Signature (RES)	
9-6.	Read Electronic Manufacturer ID & Device ID (REMS)	
9-7.	QPI ID Read (QPIID)	
	Table 6. ID Definitions	
9-8.	Read Status Register (RDSR)	
9-9.	Read Configuration Register (RDCR)	
	Table 8. Configuration Register	
	Table 9. Output Driver Strength Table	
	Table 10. Dummy Cycle and Frequency Table (MHz)	
9-10.	Write Status Register (WRSR)	
	Table 11. Protection Modes	
9-11.	Enter 4-byte mode (EN4B)	43
9-12.	Exit 4-byte mode (EX4B)	43
	Read Data Bytes (READ)	
	Read Data Bytes at Higher Speed (FAST_READ)	
	Dual Output Read Mode (DREAD)	
9-16. 9-17.	2 x I/O Read Mode (2READ)	
9-17. 9-18.	· · · ·	
9-19.		
	2 x I/O Double Transfer Rate Read Mode (2DTRD)	
9-21.	· · · · ·	
9-22.	Preamble Bit	55



9-23.	4 Byte Address Command Set	60
9-24.	Performance Enhance Mode - XIP (execute-in-place)	66
9-25.	Burst Read	71
9-26.	Fast Boot	72
	Table 12. Fast Boot Register (FBR)	72
9-27.	Sector Erase (SE)	75
9-28.	Block Erase (BE32K)	76
9-29.	Block Erase (BE)	77
9-30.	Chip Erase (CE)	78
9-31.		
9-32.		
9-33.		
9-34.		
9-35.	Exit Secured OTP (EXSO)	
9-36.	, , ,	
9-37.	, , ,	
	Table 13. Security Register Definition	
	Write Protection Selection (WPSEL)	
9-39.	Advanced Sector Protection	
	Table 14. Lock Register	
	Table 15. SPB Lock Register	
	Table 16. SPB Register	
	Table 17. DPB Register	
	Program/Erase Suspend/Resume	
9-41.	Erase Suspend	
9-42.	ŏ i	
9-43.		
9-44.	No Operation (NOP)	
9-45.	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
9-46.	,	
	Table 18. Signature and Parameter Identification Data Values - 1	
	Table 19. Parameter Table (0): JEDEC Flash Parameter Tables - 1	
	Table 20. Parameter Table (1): 4-Byte Instruction Tables - 1	
	Table 21. Parameter Table (2): Macronix Flash Parameter Tables -1	
	Table 22. Signature and Parameter Identification Data Values -2	115
	Table 23. Parameter Table (0): JEDEC Flash Parameter Tables -2	117
	Table 24. Parameter Table (1): 4-Byte Instruction Tables -2	124
	Table 25. Parameter Table (2): Macronix Flash Parameter Tables -2	126
10. RESE	Т	128
	Table 26. Reset Timing-(Power On)	128
	Table 27. Reset Timing-(Other Operation)	
11. POW	ER-ON STATE	
	TRICAL SPECIFICATIONS	
	Table 28. ABSOLUTE MAXIMUM RATINGS	
	Table 29. CAPACITANCE TA = 25°C, f = 1.0 MHz	
	Table 30. DC CHARACTERISTICS (Temperature = -40°C to 85°C, VCC = 2.7V-3.6V)	132



Table 31. AC CHARACTERISTICS (Temperature = -40°C to 85°C, VCC = 2.7V-3.6V)	133
13. OPERATING CONDITIONS	
Table 32. Power-Up/Down Voltage and Timing	137
13-1. INITIAL DELIVERY STATE	
14. ERASE AND PROGRAMMING PERFORMANCE	
15. ERASE AND PROGRAMMING PERFORMANCE (Factory Mode)	138
16. DATA RETENTION	139
17. LATCH-UP CHARACTERISTICS	139
18. ORDERING INFORMATION	140
19. PART NAME DESCRIPTION	141
20. PACKAGE INFORMATION	142
20-1. 16-pin SOP (300mil)	142
20-2. 8-land WSON (8x6mm 3.4 x 4.3EP)	143
21. REVISION HISTORY	144



3V 512M-BIT [x 1/x 2/x 4] CMOS MXSMIO® (SERIAL MULTI I/O) FLASH MEMORY

1. FEATURES

GENERAL

- Supports Serial Peripheral Interface -- Mode 0 and Mode 3
- Single Power Supply Operation
 - 2.7 to 3.6 volts for read, erase, and program operations
- 536,870,912 x 1 bit structure
 or 268,435,456 x 2 bits (two I/O mode) structure
 or 134,217,728 x 4 bits (four I/O mode) structure
- Protocol Support
 - Single I/O, Dual I/O and Quad I/O
- Latch-up protected to 100mA from -1V to Vcc +1V
- · Fast read for SPI mode
 - Supports clock frequencies up to 166MHz for all protocols
 - Supports Fast Read, 2READ, DREAD, 4READ, QREAD instructions
 - Supports DTR (Double Transfer Rate) Mode
 - Configurable dummy cycle number for fast read operation
- Supports Performance Enhance Mode XIP (execute-in-place)
- Quad Peripheral Interface (QPI) available
- Default Quad I/O enable (QE bit=1), and can not be changed
- Equal 4K byte sectors, or Equal Blocks with 32K bytes or 64K bytes each
 - Any Block can be erased individually
- · Programming:
 - 256byte page buffer
 - Quad Input/Output page program(4PP) to enhance program performance
- Typical 100,000 erase/program cycles
- 20 years data retention

SOFTWARE FEATURES

- Input Data Format
 - 1-byte Command code
- · Advanced Security Features
 - Block lock protection

The BP0-BP3 and T/B status bits define the size of the area to be protected against program and erase instructions

- Advanced sector protection function (Solid and Password Protect)
- Additional 4K bit secured OTP
 - Features unique identifier
 - Factory locked identifiable, and customer lockable
- Command Reset
- Program/Erase Suspend and Resume operation
- Electronic Identification
 - JEDEC 1-byte manufacturer ID and 2-byte device ID
 - RES command for 1-byte Device ID
 - REMS command for 1-byte manufacturer ID and 1-byte device ID
- Supports Serial Flash Discoverable Parameters (SFDP) mode

HARDWARE FEATURES

- SCLK Input
 - Serial clock input
- SI/SIO0
 - Serial Data Input or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
- SO/SIO1
 - Serial Data Output or Serial Data Input/Output for 2 x I/O read mode and 4 x I/O read mode
- SIO2
 - Serial Data Input/Output for 4 x I/O read mode
- SIO3
 - Serial Data Input/Output for 4 x I/O read mode
- PACKAGE
 - 16-pin SOP (300mil)
 - 8-land WSON (8x6mm 3.4 x 4.3EP)

All devices are RoHS Compliant and Halogenfree



2. GENERAL DESCRIPTION

MX25L51273G is 512Mb bits Serial NOR Flash memory, which is configured as $67,108,864 \times 8$ internally. When it is in two or four I/O mode, the structure becomes 268,435,456 bits $\times 2$ or 134,217,728 bits $\times 4$. MX25L51273G features a serial peripheral interface and software protocol allowing operation on a simple 3-wire bus while it is in single I/O mode. The three bus signals are a clock input (SCLK), a serial data input (SI), and a serial data output (SO). Serial access to the device is enabled by CS# input.

When it is in two I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits input and data output. When it is in four I/O read mode, the SI pin and SO pin become SIO0 pin and SIO1 pin for address/dummy bits input and data output.

The MX25L51273G MXSMIO[®] (Serial Multi I/O) provides sequential read operation on the whole chip.

After program/erase command is issued, auto program/erase algorithms which program/erase and verify the specified page or sector/block locations will be executed. Program command is executed on byte basis, or page (256 bytes) basis, or word basis. Erase command is executed on 4K-byte sector, 32K-byte block, or 64K-byte block, or whole chip basis.

To provide user with ease of interface, a status register is included to indicate the status of the chip. The status read command can be issued to detect completion status of a program or erase operation via WIP bit.

Advanced security features enhance the protection and security functions, please refer to the security features section for more details.

When the device is not in operation and CS# is high, it will remain in standby mode.

The MX25L51273G utilizes Macronix's proprietary memory cell, which reliably stores memory contents even after 100,000 program and erase cycles.

Table 1. Read performance Comparison

Numbers of Dummy Cycles	Fast Read (MHz)	Dual Output Fast Read (MHz)	Quad Output Fast Read (MHz)	Dual IO Fast Read (MHz)	Quad IO Fast Read (MHz)
4	-	-	-	84*	70
6	133	133	104	104	84*
8	133*	133*	133*	133	104
10	166	166	166	166	133

Numbers of Dummy Cycles	Fast DTR Read (MHz)	Dual I/O DT Read (MHz)	Quad I/O DT Read (MHz)	
4	-	52*	42	
6	66 66		52*	
8	66*	66	66	
10	83	83	100	


Note: * Default status.






3. PIN CONFIGURATIONS

16-PIN SOP (300mil)



8-WSON (6x5mm, 8x6mm 3.4 x 4.3EP)



4. PIN DESCRIPTION


SYMBOL	DESCRIPTION
CS#	Chip Select
	Serial Data Input (for 1 x I/O)/ Serial
SI/SIO0	Data Input & Output (for 2xI/O or 4xI/
	O read mode)
	Serial Data Output (for 1 x I/O)/ Serial
SO/SIO1	Data Input & Output (for 2xI/O or 4xI/
	O read mode)
SCLK	Clock Input
SIO2	Serial Data Input & Output (for 4xI/O
3102	read mode)
SIO3	Serial Data Input & Output (for 4xI/O
3103	read mode)
RESET#*	Hardware Reset Pin Active low
VCC	+ 3V Power Supply
GND	Ground
NC	No Connection

Note*: The pin of RESET# will remain internal pull up function while this pin is not physically connected in system configuration.

However, the internal pull up function will be disabled if the system has physical connection to RESET# pin.



5. BLOCK DIAGRAM





6. DATA PROTECTION

During power transition, there may be some false system level signals which result in inadvertent erasure or programming. The device is designed to protect itself from these accidental write cycles.

The state machine will be reset as standby mode automatically during power up. In addition, the control register architecture of the device constrains that the memory contents can only be changed after specific command sequences have completed successfully.

In the following, there are several features to protect the system from the accidental write cycles during VCC power-up and power-down or from system noise.

- Valid command length checking: The command length will be checked whether it is at byte base and completed on byte boundary.
- Write Enable (WREN) command: WREN command is required to set the Write Enable Latch bit (WEL) before other commands to change data.
- Deep Power Down Mode: By entering deep power down mode, the flash device also is under protected from writing all commands except Release from deep power down mode command (RDP) and Read Electronic Signature command (RES), Erase/Program suspend command, Erase/Program resume command and softreset command.
- Advanced Security Features: there are some protection and security features which protect content from inadvertent write and hostile access.



I. Block lock protection

- The Software Protected Mode (SPM) use (BP3, BP2, BP1, BP0 and T/B) bits to allow part of memory to be protected as read only. The protected area definition is shown as *Table 2* Protected Area Sizes, the protected areas are more flexible which may protect various area by setting value of BP0-BP3 bits.

Table 2. Protected Area Sizes

Protected Area Sizes (T/B bit = 0)

	Statu	ıs bit		Protect Level
BP3	BP2	BP1	BP0	512Mb
0	0	0	0	0 (none)
0	0	0	1	1 (1 block, protected block 1023 rd)
0	0	1	0	2 (2 blocks, protected block 1022 nd -1023 rd)
0	0	1	1	3 (4 blocks, protected block 1020 th -1023 rd)
0	1	0	0	4 (8 blocks, protected block 1016 th -1023 rd)
0	1	0	1	5 (16 blocks, protected block 1008 th -1023 rd)
0	1	1	0	6 (32 blocks, protected block 992 nd -1023 rd)
0	1	1	1	7 (64 blocks, protected block 960 th -1023 rd)
1	0	0	0	8 (128 blocks, protected block 896 th -1023 rd)
1	0	0	1	9 (256 blocks, protected block 768 th -1023 rd)
1	0	1	0	10 (512 blocks, protected block 512 th -1023 rd)
1	0	1	1	11 (1024 blocks, protected all)
1	1	0	0	12 (1024 blocks, protected all)
1	1	0	1	13 (1024 blocks, protected all)
1	1	1	0	14 (1024 blocks, protected all)
1	1	1	1	15 (1024 blocks, protected all)

Protected Area Sizes (T/B bit = 1)

	Statu	ıs bit	· · · · ·	Protect Level
BP3	BP2	BP1	BP0	512Mb
0	0	0	0	0 (none)
0	0	0	1	1 (1 block, protected block 0 th)
0	0	1	0	2 (2 blocks, protected block 0 th -1 st)
0	0	1	1	3 (4 blocks, protected block 0 th -3 rd)
0	1	0	0	4 (8 blocks, protected block 0 th -7 th)
0	1	0	1	5 (16 blocks, protected block 0 th -15 th)
0	1	1	0	6 (32 blocks, protected block 0 th -31 st)
0	1	1	1	7 (64 blocks, protected block 0 th -63 rd)
1	0	0	0	8 (128 blocks, protected block 0 th -127 th)
1	0	0	1	9 (256 blocks, protected block 0 th -255 th)
1	0	1	0	10 (512 blocks, protected block 0 th -511 th)
1	0	1	1	11 (1024 blocks, protected all)
1	1	0	0	12 (1024 blocks, protected all)
1	1	0	1	13 (1024 blocks, protected all)
1	1	1	0	14 (1024 blocks, protected all)
1	1	1	1	15 (1024 blocks, protected all)



- **II.** Additional 4K-bit secured OTP for an unique identifier to provide an 4K-bit one-time program area for setting a device unique serial number. This may be accomplished in the factory or by an end systems customer.
- Security register bit 0 indicates whether the Secured OTP area is locked by factory or not.
- The 4K-bit secured OTP area is programmed by entering secured OTP mode (with the Enter Security OTP command), and going through a normal program procedure. Exiting secured OTP mode is done by issuing the Exit Security OTP command.
- Customer may lock-down the customer lockable secured OTP by writing WRSCUR (write security register) command to set customer lock-down bit1 as "1". Please refer to "Table 13. Security Register Definition" for security register bit definition and "Table 3. 4K-bit Secured OTP Definition" for address range definition.
- Note: Once lock-down whatever by factory or customer, it cannot be changed any more. While in 4K-bit secured OTP mode, array access is not allowed.

Table 3. 4K-bit Secured OTP Definition

Address range	Size	Standard Factory Lock	Customer Lock	
xxx000-xxx00F	128-bit	ESN (electrical serial number)	Determined by austemer	
xxx010-xxx1FF	3968-bit	N/A	Determined by customer	




7. Memory Organization

Table 4. Memory Organization

	Block(64K-byte)	Block(32K-byte)	Sector	Address	s Range	
	, ,	, , ,	16383	3FFF000h	3FFFFFFh	
		2047	:	:	:	¥
	1023		16376	3FF8000h	3FF8FFFh	individual 16 sectors
	1023		16375	3FF7000h	3FF7FFFh	individual 16 sectors lock/unlock unit:4K-byte
		2046		:	:	^
			16368	3FF0000h	3FF0FFFh	
	1022	2045	16367	3FEF000h	3FEFFFFh	
				:	:	
			16360	3FE8000h	3FE8FFFh	
į.		2044	16359	3FE7000h	3FE7FFFh	
•			:		ŧ	
individual block			16352	3FE0000h	3FE0FFFh	
lock/unlock unit:64K-byte			16351	3FDF000h	3FDFFFFh	
		2043	:	:	:	
	1021		16344	3FD8000h	3FD8FFFh	
	1021		16343	3FD7000h	3FD7FFFh	
		2042	:	:	1	
			16336	3FD0000h	3FD0FFFh	

individual block lock/unlock unit:64K-byte





8. DEVICE OPERATION

- 1. Before a command is issued, status register should be checked to ensure device is ready for the intended operation.
- 2. When an incorrect command is written to this device, it enters standby mode and stays in standby mode until the next CS# falling edge. In standby mode, This device's SO pin should be High-Z.
- 3. When a correct command is written to this device, it enters active mode and stays in active mode until the next CS# rising edge.
- 4. Input data is latched on the rising edge of Serial Clock (SCLK) and data shifts out on the falling edge of SCLK. The difference of Serial mode 0 and mode 3 is shown as "Serial Modes Supported".
- 5. For the following instructions: RDID, RDSR, RDSCUR, READ/READ4B, FAST_READ/FAST_READ4B, 2READ/2READ4B, DREAD/DREAD4B, 4READ/4READ4B, QREAD/QREAD4B, RDSFDP, RES, REMS, QPIID, RDDPB, RDSPB, RDPASS, RDLR, RDEAR, RDFBR, RDSPBLK, RDCR, the shifted-in instruction sequence is followed by a data-out sequence. After any bit of data being shifted out, the CS# can be high. For the following instructions: WREN, WRDI, WRSR, SE/SE4B, BE32K/BE32K4B, BE/BE4B, CE, PP/PP4B, 4PP/4PP4B, DP, ENSO, EXSO, WRSCUR, EN4B, EX4B, WPSEL, GBLK, GBULK, SPBLK, SUSPEND, RESUME, NOP, RSTEN, RST, EQIO, RSTQIO the CS# must go high exactly at the byte boundary; otherwise, the instruction will be rejected and not executed.
- 6. While a Write Status Register, Program, or Erase operation is in progress, access to the memory array is ignored and will not affect the current operation of Write Status Register, Program, or Erase.




Figure 1. Serial Modes Supported

Note:

CPOL indicates clock polarity of Serial master, CPOL=1 for SCLK high while idle, CPOL=0 for SCLK low while not transmitting. CPHA indicates clock phase. The combination of CPOL bit and CPHA bit decides which Serial mode is supported.



Figure 2. Serial Input Timing (STR mode)




Figure 3. Serial Input Timing (DTR mode)






Figure 4. Output Timing (STR mode)





Figure 5. Output Timing (DTR mode)





8-1. 256Mb Address Protocol

The original 24 bit address protocol of serial Flash can only access density size below 128Mb. For the memory device of 256Mb and above, the 32bit address is requested for access higher memory size. The MX25L51273G provides three different methods to access the whole density:

(1) Command entry 4-byte address mode:

Issue Enter 4-Byte mode command to set up the 4BYTE bit in Configuration Register bit. After 4BYTE bit has been set, the number of address cycle become 32-bit.

(2) Extended Address Register (EAR):

configure the memory device into four 128Mb segments to select which one is active through the EAR<0-1>.

(3) 4-byte Address Command Set:

When issuing 4-byte address command set, 4-byte address (A31-A0) is requested after the instruction code. Please note that it is not necessary to issue EN4B command before issuing any of 4-byte command set.

Enter 4-Byte Address Mode

In 4-byte Address mode, all instructions are 32-bits address clock cycles. By using EN4B and EX4B to enable and disable the 4-byte address mode.

When 4-byte address mode is enabled, the EAR<0-1> becomes "don't care" for all instructions requiring 4-byte address. The EAR function will be disabled when 4-byte mode is enabled.

Extended Address Register

The device provides an 8-bit volatile register for extended Address Register: it identifies the extended address (A31~A24) above 128Mb density by using original 3-byte address.


Extended Address Register (EAR)

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
A31	A30	A29	A28	A27	A26	A25	A24

For the MX25L51273G the A31 to A26 are Don't Care. During EAR, reading these bits will read as 0. The bit 0 is default as "0".



Figure 8. EAR Operation Segments



When under EAR mode, Read, Program, Erase operates in the selected segment by using 3-byte address mode.

For the read operation, the whole array data can be continually read out with one command. Data output starts from the selected top or bottom 128Mb, but it can cross the boundary. When the last byte of the segment is reached, the next byte (in a continuous reading) is the first byte of the next segment. However, the EAR (Extended Address Register) value does not change. The random access reading can only be operated in the selected segment.

The Chip erase command will erase the whole chip and is not limited by EAR selected segment. However, the sector erase, block erase, program operation are limited in selected segment and will not cross the boundary.

Figure 6. Write EAR Register (WREAR) Sequence (SPI Mode)




Figure 7. Write EAR Register (WREAR) Sequence (QPI Mode)






Figure 9. Read EAR (RDEAR) Sequence (SPI Mode)





Figure 10. Read EAR (RDEAR) Sequence (QPI Mode)






8-2. Quad Peripheral Interface (QPI) Read Mode

QPI protocol enables user to take full advantage of Quad I/O Serial NOR Flash by providing the Quad I/O interface in command cycles, address cycles and as well as data output cycles.

Enable QPI mode

By issuing EQIO command (35h), the QPI mode is enabled. After QPI mode is enabled, the device enters quad mode (4-4-4).

Figure 11. Enable QPI Sequence




Reset QPI (RSTQIO)

To reset the QPI mode, the RSTQIO (F5h) command is required. After the RSTQIO command is issued, the device returns from QPI mode (4 I/O interface in command cycles) to SPI mode (1 I/O interface in command cycles).

Note:

For EQIO and RSTQIO commands, CS# high width has to follow "From Write/Erase/Program to Read Status Register" tSHSL spec (defined in "Table 31. AC CHARACTERISTICS (Temperature = -40°C to 85°C, VCC = 2.7V-3.6V)") for next instruction.

Figure 12. Reset QPI Mode





9. COMMAND DESCRIPTION

Table 5. Command Set

Read/Write Array Commands

Command (byte)	READ (normal read)	FAST READ (fast read data)	2READ (2 x I/O read command)	DREAD (1I 2O read)	4READ (4 I/O read command)	QREAD (1I 4O read)	FASTDTRD (fast DT read)	2DTRD (Dual I/O DT Read)
Mode	SPI	SPI	SPI	SPI	SPI/QPI	SPI	SPI	SPI
Address Bytes	3/4	3/4	3/4	3/4	3/4	3/4	3/4	3/4
1st byte	03 (hex)	0B (hex)	BB (hex)	3B (hex)	EB (hex)	6B (hex)	0D (hex)	BD (hex)
2nd byte	ADD1	ADD1	ADD1	ADD1	ADD1	ADD1	ADD1	ADD1
3rd byte	ADD2	ADD2	ADD2	ADD2	ADD2	ADD2	ADD2	ADD2
4th byte	ADD3	ADD3	ADD3	ADD3	ADD3	ADD3	ADD3	ADD3
5th byte		Dummy*	Dummy*	Dummy*	Dummy*	Dummy*	Dummy*	Dummy*
Data Cycles								
Action	n bytes read out until CS# goes high	n bytes read out until CS# goes high	,	n bytes read out by Dual output until CS# goes high	n bytes read out by 4 x I/ O until CS# goes high	n bytes read out by Quad output until CS# goes high	n bytes read out (Double Transfer Rate) until CS# goes high	n bytes read out (Double Transfer Rate) by 2xl/ O until CS# goes high

Command (byte)	4DTRD (Quad I/O DT Read)	PP (page program)	4PP (quad page program)	SE (sector erase)	BE 32K (block erase 32KB)	BE (block erase 64KB)	CE (chip erase)
Mode	SPI/QPI	SPI/QPI	SPI	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI
Address Bytes	3/4	3/4	3/4	3/4	3/4	3/4	0
1st byte	ED (hex)	02 (hex)	38 (hex)	20 (hex)	52 (hex)	D8 (hex)	60 or C7 (hex)
2nd byte	ADD1		ADD1	ADD1	ADD1	ADD1	
3rd byte	ADD2		ADD2	ADD2	ADD2	ADD2	
4th byte	ADD3		ADD3	ADD3	ADD3	ADD3	
5th byte	Dummy*						
Data Cycles		1-256	1-256				
Action	n bytes read out (Double Transfer Rate) by 4xl/ O until CS# goes high	to program the selected page	quad input to program the selected page	to erase the selected sector	to erase the selected 32K block	to erase the selected block	to erase whole chip

^{*} Dummy cycle numbers will be different depending on the bit6 & bit 7 (DC0 & DC1) setting in configuration register.

Note: Please note the address cycles above are based on 3-byte address mode. After enter 4-byte address mode by EN4B command, the address cycles will be increased to 4-byte.



Read/Write Array Commands (4 Byte Address Command Set)

•	` •		-			
READ4B	FAST READ4B	2READ4B	DREAD4B	4READ4B	QREAD4B	FRDTRD4B (fast DT read)
SPI	SPI	SPI	SPI	SPI/QPI	SPI	SPI
4	4	4	4	4	4	4
13 (hex)	0C (hex)	BC (hex)	3C (hex)	EC (hex)	6C (hex)	0E (hex)
ADD1	ADD1	ADD1	ADD1	ADD1	ADD1	ADD1
ADD2	ADD2	ADD2	ADD2	ADD2	ADD2	ADD2
ADD3	ADD3	ADD3	ADD3	ADD3	ADD3	ADD3
ADD4	ADD4	ADD4	ADD4	ADD4	ADD4	ADD4
	Dummy*	Dummy*	Dummy*	Dummy*	Dummy*	Dummy*
by	by	read data byte by 2 x I/O with 4 byte address	Read data byte by Dual Output with 4 byte address	read data byte by 4 x I/O with 4 byte address	Read data byte by Quad Output with 4 byte address	n bytes read out (Double Transfer Rate) until CS# goes high
2DTRD4B (Dual I/O DT Read)	4DTRD4B (Quad I/O DT Read)	PP4B	4PP4B	BE4B (block erase 64KB)	BE32K4B (block erase 32KB)	SE4B (Sector erase 4KB)
SPI	SPI/QPI	SPI/QPI	SPI	SPI/QPI	SPI/QPI	SPI/QPI
4	4	4	4	4	4	4
BE (hex)	EE (hex)	12 (hex)	3E (hex)	DC (hex)	5C (hex)	21 (hex)
ADD1	ADD1	ADD1	ADD1	ADD1	ADD1	ADD1
ADD2	ADD2	ADD2	ADD2	ADD2	ADD2	ADD2
ADD3	ADD3	ADD3	ADD3	ADD3	ADD3	ADD3
ADD4	ADD4	ADD4	ADD4	ADD4	ADD4	ADD4
Dummy*	Dummy*					
		1-256	1-256			
	SPI 4 13 (hex) ADD1 ADD2 ADD3 ADD4 read data byte by 4 byte address 2DTRD4B (Dual I/O DT Read) SPI 4 BE (hex) ADD1 ADD2 ADD3 ADD4	SPI SPI 4 4 13 (hex) 0C (hex) ADD1 ADD1 ADD2 ADD2 ADD3 ADD3 ADD4 Dummy* read data byte by 4 byte address read data byte by 4 byte address 2DTRD4B (Quad I/O DT Read) (Quad I/O DT Read) SPI SPI/QPI 4 4 BE (hex) EE (hex) ADD1 ADD1 ADD2 ADD2 ADD3 ADD4	SPI SPI SPI 4 4 4 13 (hex) 0C (hex) BC (hex) ADD1 ADD1 ADD1 ADD2 ADD2 ADD2 ADD3 ADD3 ADD3 ADD4 ADD4 ADD4 Dummy* Dummy* read data byte by 2 x I/O with 4 byte address by 2 x I/O with 4 byte address 4 byte address 4 DTRD4B (Quad I/O DT Read) PP4B (Quad I/O DT Read) SPI SPI/QPI SPI/QPI 4 4 4 BE (hex) EE (hex) 12 (hex) ADD1 ADD1 ADD1 ADD2 ADD2 ADD2 ADD3 ADD3 ADD3 ADD4 ADD4 ADD4	SPI SPI SPI SPI 4 4 4 4 13 (hex) 0C (hex) BC (hex) 3C (hex) ADD1 ADD1 ADD1 ADD1 ADD2 ADD2 ADD2 ADD2 ADD3 ADD3 ADD3 ADD3 ADD4 ADD4 ADD4 ADD4 Dummy* Dummy* Dummy* read data byte by 2 x I/O with 4 byte address Pread data byte by Dual Output with 4 byte address 4 byte address 4 byte address PP4B 4PP4B (Dual I/O DT Read) Read) PP4B 4PP4B SPI SPI/QPI SPI/QPI SPI 4 4 4 4 BE (hex) EE (hex) 12 (hex) 3E (hex) ADD1 ADD1 ADD1 ADD1 ADD2 ADD2 ADD2 ADD2 ADD3 ADD3 ADD3 ADD3 ADD4 ADD4 ADD4 ADD4	SPI SPI SPI SPI SPI/QPI 4 4 4 4 4 13 (hex) 0C (hex) BC (hex) 3C (hex) EC (hex) ADD1 ADD1 ADD1 ADD1 ADD1 ADD2 ADD2 ADD2 ADD2 ADD3 ADD3 ADD3 ADD3 ADD3 ADD3 ADD4 ADD4 ADD4 ADD4 ADD4 BE4B Dummy* Dummy* Dummy* Pead data byte by 2 x I/O with 4 byte address Phy Dual Output with 4 byte by 4 x I/O with 4 byte address Phy Dual Output with 4 byte address	SPI SPI SPI SPI SPI/QPI SPI 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 ADD1 ADD1 ADD2 ADD3 ADD3 ADD3 ADD3



Register/Setting Commands

Command (byte)	WREN (write enable)	WRDI (write disable)	FMEN (factory mode enable)	RDSR (read status register)	RDCR (read configuration register)	WRSR (write status/ configuration register)	RDEAR (read extended address register)
Mode	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI
1st byte	06 (hex)	04 (hex)	41 (hex)	05 (hex)	15 (hex)	01 (hex)	C8 (hex)
2nd byte						Values	
3rd byte						Values	
4th byte							
5th byte							
Data Cycles						1-2	
Action	sets the (WEL) write enable latch bit	resets the (WEL) write enable latch bit	enable factory mode	to read out the values of the status register	to read out the values of the configuration register	to write new values of the status/ configuration register	read extended address register
Command (byte)	WREAR (write extended address register)	WPSEL (Write Protect Selection)	EQIO (Enable QPI)	RSTQIO (Reset QPI)	EN4B (enter 4-byte mode)	EX4B (exit 4-byte mode)	PGM/ERS Suspend (Suspends Program/ Erase)
Mode	SPI/QPI	SPI/QPI	SPI	QPI	SPI/QPI	SPI/QPI	SPI/QPI
1st byte	C5 (hex)	68 (hex)	35 (hex)	F5 (hex)	B7 (hex)	E9 (hex)	B0 (hex)
2nd byte							
3rd byte							
4th byte							
5th byte							
Data Cycles	1						
Action	write extended address register	to enter and enable individal block protect mode	Entering the QPI mode	Exiting the QPI mode	to enter 4-byte mode and set 4BYTE bit as "1"	to exit 4-byte mode and clear 4BYTE bit to be "0"	
	DOM/EDC						
Command (byte)	PGM/ERS Resume (Resumes Program/ Erase)	DP (Deep power down)	RDP (Release from deep power down)	SBL (Set Burst Length)	RDFBR (read fast boot register)	WRFBR (write fast boot register)	ESFBR (erase fast boot register)
Mode	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI	SPI	SPI	SPI
1st byte	30 (hex)	B9 (hex)	AB (hex)	C0 (hex)	16(hex)	17(hex)	18(hex)
2nd byte							
3rd byte							
4th byte							
5th byte							
Data Cycles					1-4	4	
Action		enters deep power down mode	release from deep power down mode	to set Burst length			



ID/Security Commands

Command (byte)	RDID (read identific- ation)	RES (read electronic ID)	REMS (read electronic manufacturer & device ID)	· ·	RDSFDP	ENSO (enter secured OTP)	EXSO (exit secured OTP)
Mode	SPI	SPI/QPI	SPI	QPI	SPI/QPI	SPI/QPI	SPI/QPI
Address Bytes	0	0	0	0	3	0	0
1st byte	9F (hex)	AB (hex)	90 (hex)	AF (hex)	5A (hex)	B1 (hex)	C1 (hex)
2nd byte		х	х		ADD1		
3rd byte		х	х		ADD2		
4th byte			ADD1 ^(Note 2)		ADD3		
5th byte					Dummy(8) ^(Note 4)		
Action	outputs JEDEC ID: 1-byte Manufacturer ID & 2-byte Device ID	to read out 1-byte Device ID	output the Manufacturer ID & Device ID	ID in QPI interface	Read SFDP mode	to enter the 4K-bit secured OTP mode	to exit the 4K-bit secured OTP mode

Command (byte)	RDSCUR (read security register)	WRSCUR (write security register)	GBLK (gang block lock)	GBULK (gang block unlock)	WRLR (write Lock register)	RDLR (read Lock register)	WRPASS (write password register)	RDPASS (read password register)
Mode	SPI/QPI	SPI/QPI	SPI/QPI	SPI/QPI	SPI	SPI	SPI	SPI
Address Bytes	0	0	0	0	0	0	0	0
1st byte	2B (hex)	2F (hex)	7E (hex)	98 (hex)	2C (hex)	2D (hex)	28 (hex)	27 (hex)
2nd byte								
3rd byte								
4th byte								
5th byte								
Data Cycles					2	2	1-8	1-8
Action	to read value of security register	to set the lock-down bit as "1" (once lock-down, cannot be updated)	whole chip write protect	whole chip unprotect				

Command	PASSULK	WRSPB	ESSPB	RDSPB	SPBLK	RDSPBLK	WRDPB	RDDPB
(byte)	(password	(SPB bit	(all SPB bit	(read SPB	(SPB lock	(SPB lock	(write DPB	(read DPB
(byte)	unlock)	program)	erase)	status)	set)	register read)	register)	register)
Mode	SPI	SPI	SPI	SPI	SPI	SPI	SPI	SPI
Address Bytes	0	4	0	4	0	0	4	4
1st byte	29 (hex)	E3 (hex)	E4 (hex)	E2 (hex)	A6 (hex)	A7 (hex)	E1 (hex)	E0 (hex)
2nd byte		ADD1		ADD1			ADD1	ADD1
3rd byte		ADD2		ADD2			ADD2	ADD2
4th byte		ADD3		ADD3			ADD3	ADD3
5th byte		ADD4		ADD4			ADD4	ADD4
Data Cycles	8			1		2	1	1
Action								



Reset Commands

Command (byte)	NOP (No Operation)	RSTEN (Reset Enable)	RST (Reset Memory)
Mode	SPI/QPI	SPI/QPI	SPI/QPI
1st byte	00 (hex)	66 (hex)	99 (hex)
2nd byte			
3rd byte			
4th byte			
5th byte			
Action			(Note 3)

- Note 1: It is not recommended to adopt any other code not in the command definition table, which will potentially enter the hidden mode.
- Note 2: ADD=00H will output the manufacturer ID first and ADD=01H will output device ID first.
- Note 3: The RSTEN command must be executed before executing the RST command. If any other command is issued in-between RSTEN and RST, the RST command will be ignored.
- Note 4: The number in parentheses after "ADD" or "Data" stands for how many clock cycles it has. For example, "Data(8)" represents there are 8 clock cycles for the data in. Please note the number after "ADD" are based on 3-byte address mode, for 4-byte address mode, which will be increased.



9-1. Write Enable (WREN)

The Write Enable (WREN) instruction sets the Write Enable Latch (WEL) bit. Instructions like PP/PP4B, 4PP/4PP4B, SE/SE4B, BE32K/BE32K4B, BE/BE4B, CE, and WRSR that are intended to change the device content, should be preceded by the WREN instruction.

The sequence of issuing WREN instruction is: CS# goes low→send WREN instruction code→ CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycles can be accepted by this instruction. The SIO[3:1] are don't care in SPI mode.

Figure 13. Write Enable (WREN) Sequence (SPI Mode)





Figure 14. Write Enable (WREN) Sequence (QPI Mode)





9-2. Write Disable (WRDI)

The Write Disable (WRDI) instruction resets the Write Enable Latch (WEL) bit.

The sequence of issuing WRDI instruction is: CS# goes low→send WRDI instruction code→CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycles can be accepted by this instruction. The SIO[3:1] are don't care in SPI mode.

The WEL bit is reset in the following situations:

- Power-up
- Reset# pin driven low
- WRDI command completion
- WRSR command completion
- PP/PP4B command completion
- 4PP/4PP4B command completion
- SE/SE4B command completion
- BE32K/BE32K4B command completion
- BE/BE4B command completion
- CE command completion
- PGM/ERS Suspend command completion
- Softreset command completion
- WRSCUR command completion
- WPSEL command completion
- GBLK command completion
- GBULK command completion
- WREAR command completion
- WRLR command completion
- WRPASS command completion
- PASSULK command completion
- SPBLK command completion
- WRSPB command completion
- ESSPB command completion
- WRDPB command completion
- WRFBR command completion
- ESFBR command completion

Figure 15. Write Disable (WRDI) Sequence (SPI Mode)







Figure 16. Write Disable (WRDI) Sequence (QPI Mode)



9-3. Factory Mode Enable (FMEN)

The Factory Mode Enable (FMEN) instruction enhances Program and Erase performance to increase factory production throughput. The FMEN instruction needs to be combined with the instructions which are intended to change the device content, like PP/PP4B, 4PP/4PP4B, SE/SE4B, BE32K/BE32K4B, BE/BE4B, and CE.

The sequence of issuing FMEN instruction is: CS# goes low \rightarrow send FMEN instruction code \rightarrow CS# goes high. A valid factory mode operation needs to be included three sequences: WREN instruction \rightarrow FMEN instruction \rightarrow Program or Erase instruction.

Suspend command is not acceptable under factory mode.

The FMEN is reset in the following situations

- Power-up
- Reset# pin driven low
- PP/PP4B command completion
- 4PP/4PP4B command completion
- SE/SE4B command completion
- BE32K/BE32K4B command completion
- BE/BE4B command completion
- CE command completion
- Softreset command completion

Both SPI (8 clocks) and QPI (2 clocks) command cycles can be accepted by this instruction. The SIO[3:1] are don't care in SPI mode.

Figure 17. Factory Mode Enable (FMEN) Sequence (SPI Mode)







Figure 18. Factory Mode Enable (FMEN) Sequence (QPI Mode)




9-4. Read Identification (RDID)

The RDID instruction is for reading the 1-byte manufacturer ID and the 2-byte Device ID that follows. The Macronix Manufacturer ID and Device ID are listed as *Table 6* ID Definitions.

The sequence of issuing RDID instruction is: CS# goes low \rightarrow send RDID instruction code \rightarrow 24-bits ID data out on SO \rightarrow to end RDID operation, drive CS# high at any time during data out.

While Program/Erase operation is in progress, it will not decode the RDID instruction, therefore there's no effect on the cycle of program/erase operation which is currently in progress. When CS# goes high, the device is at standby stage.

Figure 19. Read Identification (RDID) Sequence (SPI mode only)





9-5. Release from Deep Power-down (RDP), Read Electronic Signature (RES)

The Release from Deep Power-down (RDP) instruction is completed by driving Chip Select (CS#) High. When Chip Select (CS#) is driven High, the device is put in the Stand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Stand-by Power mode is delayed by tRES1, and Chip Select (CS#) must remain High for at least tRES1(max), as specified in "Table 31. AC CHARACTERISTICS (Temperature = -40°C to 85°C, VCC = 2.7V-3.6V)". Once in the Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions. The RDP instruction is only for releasing from Deep Power Down Mode. Reset# pin goes low will release the Flash from deep power down mode.

RES instruction is for reading out the old style of 8-bit Electronic Signature ID, whose values are shown as *Table* 6 ID Definitions. This is not the same as RDID instruction. It is not recommended to use for new design. For new design, please use RDID instruction.

The RDP and RES are allowed to execute in Deep power-down mode, except if the device is in progress of program/erase/write cycle; In this case, there is no effect on the current program/erase/write cycle that is in progress.

Both SPI (8 clocks) and QPI (2 clocks) command cycles can be accepted by this instruction. The SIO[3:1] are don't care during SPI mode.

The RES instruction ends when CS# goes high, after the ID been read out at least once. The ID outputs repeatedly if continuously send the additional clock cycles on SCLK while CS# is at low. If the device was not previously in Deep Power-down mode, the device transition to standby mode is immediate. If the device was previously in Deep Power-down mode, there's a delay of tRES2 to transit to standby mode, and CS# must remain to high at least tRES2(max). Once in the standby mode, the device waits to be selected, so it can be receive, decode, and execute instruction.




Figure 20. Read Electronic Signature (RES) Sequence (SPI Mode)



Figure 21. Read Electronic Signature (RES) Sequence (QPI Mode)




Figure 22. Release from Deep Power-down (RDP) Sequence (SPI Mode)





Figure 23. Release from Deep Power-down (RDP) Sequence (QPI Mode)





9-6. Read Electronic Manufacturer ID & Device ID (REMS)

The REMS instruction returns both the JEDEC assigned manufacturer ID and the device ID. The Device ID values are listed in "Table 6. ID Definitions".

The REMS instruction is initiated by driving the CS# pin low and sending the instruction code "90h" followed by two dummy bytes and one address byte (A7-A0). After which the manufacturer ID for Macronix (C2h) and the device ID are shifted out on the falling edge of SCLK with the most significant bit (MSB) first. If the address byte is 00h, the manufacturer ID will be output first, followed by the device ID. If the address byte is 01h, then the device ID will be output first, followed by the manufacturer ID. While CS# is low, the manufacturer and device IDs can be read continuously, alternating from one to the other. The instruction is completed by driving CS# high.

CS# SCLK Mode 0 Command 2 Dummy Bytes SI 90h High-Z SO CS# **SCLK** ADD (1) SI Manufacturer ID Device ID 3 SO **MSB** MSB MSB

Figure 24. Read Electronic Manufacturer & Device ID (REMS) Sequence (SPI Mode only)

Notes:

(1) ADD=00H will output the manufacturer's ID first and ADD=01H will output device ID first.





9-7. QPI ID Read (QPIID)

The QPIID Read instruction can be used to identify the Device ID and Manufacturer ID. The sequence of issuing the QPIID instruction is as follows: CS# goes low→send QPI ID instruction→Data out on SO→CS# goes high. Most significant bit (MSB) first.

After the command cycle, the device will immediately output data on the falling edge of SCLK. The manufacturer ID, memory type, and memory density data byte will be output continuously, until the CS# goes high.

Table 6. ID Definitions

Command Type		MX25L51273G				
RDID	0Eh	Manufacturer ID	Memory Type	Memory density		
עוטא	9Fh	C2	20	1A		
RES	ABh	Electronic Signature ID				
KES	ADII	19				
REMS	90h	Manufacturer ID	Device ID			
KEIVIS		C2	19			
QPIID	AFh	Manufacturer ID	Memory Type	Memory density		
ערווט		C2	20	1A		



9-8. Read Status Register (RDSR)

The RDSR instruction is for reading Status Register Bits. The Read Status Register can be read at any time (even in program/erase/write status register condition). It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write status register operation is in progress.

The sequence of issuing RDSR instruction is: CS# goes low→ send RDSR instruction code→ Status Register data out on SO.

Both SPI (8 clocks) and QPI (2 clocks) command cycles can be accepted by this instruction. The SIO[3:1] are don't care during SPI mode.

Figure 25. Read Status Register (RDSR) Sequence (SPI Mode)





Figure 26. Read Status Register (RDSR) Sequence (QPI Mode)





9-9. Read Configuration Register (RDCR)

The RDCR instruction is for reading Configuration Register Bits. The Read Configuration Register can be read at any time (even in program/erase/write configuration register condition). It is recommended to check the Write in Progress (WIP) bit before sending a new instruction when a program, erase, or write configuration register operation is in progress.

The sequence of issuing RDCR instruction is: CS# goes low \rightarrow send RDCR instruction code \rightarrow Configuration Register data out on SO.

Both SPI (8 clocks) and QPI (2 clocks) command cycles can be accepted by this instruction. The SIO[3:1] are don't care during SPI mode.

Figure 27. Read Configuration Register (RDCR) Sequence (SPI Mode)





Figure 28. Read Configuration Register (RDCR) Sequence (QPI Mode)





For user to check if Program/Erase operation is finished or not, RDSR instruction flow are shown as follows:

Figure 29. Program/Erase flow with read array data







Figure 30. Program/Erase flow without read array data (read P_FAIL/E_FAIL flag)







Status Register

The definition of the status register bits is as below:

WIP bit. The Write in Progress (WIP) bit, a volatile bit, indicates whether the device is busy in program/erase/write status register progress. When WIP bit sets to 1, which means the device is busy in program/erase/write status register progress. When WIP bit sets to 0, which means the device is not in progress of program/erase/write status register cycle.

WEL bit. The Write Enable Latch (WEL) bit is a volatile bit that is set to "1" by the WREN instruction. WEL needs to be set to "1" before the device can accept program and erase instructions, otherwise the program and erase instructions are ignored. WEL automatically clears to "0" when a program or erase operation completes. To ensure that both WIP and WEL are "0" and the device is ready for the next program or erase operation, it is recommended that WIP be confirmed to be "0" before checking that WEL is also "0". If a program or erase instruction is applied to a protected memory area, the instruction will be ignored and WEL will clear to "0".

BP3, **BP2**, **BP1**, **BP0** bits. The Block Protect (BP3, BP2, BP1, BP0) bits, non-volatile bits, indicate the protected area (as defined in *Table 2*) of the device to against the program/erase instruction without hardware protection mode being set. To write the Block Protect (BP3, BP2, BP1, BP0) bits requires the Write Status Register (WRSR) instruction to be executed. Those bits define the protected area of the memory to against Page Program (PP), Sector Erase (SE), Block Erase 32KB (BE32K), Block Erase (BE) and Chip Erase (CE) instructions (only if Block Protect bits (BP3:BP0) set to 0, the CE instruction can be executed). The BP3, BP2, BP1, BP0 bits are "0" as default. Which is un-protected.

QE bit. The Quad Enable (QE) bit is permanently set to "1". When QE is "1", Quad mode is enabled and Quad mode commands are supported along with Single and Dual mode commands.

Table 7. Status Register

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
Reserved	QE (Quad Enable)	BP3 (level of protected block)	BP2 (level of protected block)	BP1 (level of protected block)	BP0 (level of protected block)	WEL (write enable latch)	WIP (write in progress bit)
Reserved	1=Quad Enabled	(note 1)	(note 1)	(note 1)	(note 1)	1=write enabled 0=not write enabled	1=write operation 0=not in write operation
Reserved	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	Non-volatile bit	volatile bit	volatile bit

Note 1: Please refer to the Table 2 "Protected Area Size".

Configuration Register

The Configuration Register is able to change the default status of Flash memory. Flash memory will be configured after the CR bit is set.

ODS bit

The output driver strength (ODS2, ODS1, ODS0) bits are volatile bits, which indicate the output driver level (as defined in "Table 9. Output Driver Strength Table") of the device. The Output Driver Strength is defaulted as 30 Ohms when delivered from factory. To write the ODS bits requires the Write Status Register (WRSR) instruction to be executed.

TB bit

The Top/Bottom (TB) bit is a non-volatile OTP bit. The Top/Bottom (TB) bit is used to configure the Block Protect area by BP bit (BP3, BP2, BP1, BP0), starting from TOP or Bottom of the memory array. The TB bit is defaulted as "0", which means Top area protect. When it is set as "1", the protect area will change to Bottom area of the memory device. To write the TB bits requires the Write Status Register (WRSR) instruction to be executed.

PBE bit

The Preamble Bit Enable (PBE) bit is a volatile bit. It is used to enable or disable the preamble bit data pattern output on dummy cycles. The PBE bit is defaulted as "0", which means preamble bit is disabled. When it is set as "1", the preamble bit will be enabled, and inputted into dummy cycles. To write the PBE bits requires the Write Status Register (WRSR) instruction to be executed.

4BYTE Indicator bit

By writing EN4B instruction, the 4BYTE bit may be set as "1" to access the address length of 32-bit for memory area of higher density (large than 128Mb). The default state is "0" as the 24-bit address mode. The 4BYTE bit may be cleared by power-off or writing EX4B instruction to reset the state to be "0".

Table 8. Configuration Register

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
DC1	DC0		PBE	TB	ODS 2	ODS 1	ODS 0
(Dummy	(Dummy	4 BYTE	(Preamble bit	(top/bottom	(output driver	(output driver	(output driver
cycle 1)	cycle 0)		Enable)	selected)	strength)	strength)	strength)
(note 2)	(note 2)	0=3-byte address mode 1=4-byte address mode (Default=0)	0=Disabled 1=Enabled	0=Top area protect 1=Bottom area protect (Default=0)	(note 1)	(note 1)	(note 1)
volatile bit	volatile bit	volatile bit	volatile bit	OTP	volatile bit	volatile bit	volatile bit

Note 1: Please refer to "Table 9. Output Driver Strength Table".

Note 2: Please refer to "Table 10. Dummy Cycle and Frequency Table (MHz)".



Table 9. Output Driver Strength Table

ODS2 ODS1	0061	ODS0	Output Driver Strength		
	0031		Resistance (Ohm)	%	
0	0	0	Reserved	-	
0	0	1	90 Ohms	25%	
0	1	0	60 Ohms	35%	
0	1	1	45 Ohms	45%	
1	0	0	Reserved	-	
1	0	1	20 Ohms	85%	
1	1	0	15 Ohms	100%	
1	1	1	30 Ohms (Default)	75% (Default)	

Table 10. Dummy Cycle and Frequency Table (MHz)

DC[1:0]	Numbers of Dummy clock cycles	Fast Read	Dual Output Fast Read	Quad Output Fast Read	Fast DTR Read
00 (default)	8	133	133	133	66
01	6	133	133	104	66
10	8	133	133	133	66
11	10	166	166	166	83

DC[1:0]	Numbers of Dummy clock cycles	Dual IO Fast Read	Dual I/O DTR Read
00 (default)	4	84	52
01	6	104	66
10	8	133	66
11	10	166	83

DC[1:0]	Numbers of Dummy clock cycles	Quad IO Fast Read	Quad I/O DTR Read
00 (default)	6	84	52
01	4	70	42
10	8	104	66
11	10	133	100



9-10. Write Status Register (WRSR)

The WRSR instruction is for changing the values of Status Register Bits and Configuration Register Bits. Before sending WRSR instruction, the Write Enable (WREN) instruction must be decoded and executed to set the Write Enable Latch (WEL) bit in advance. The WRSR instruction can change the value of Block Protect (BP3, BP2, BP1, BP0) bits to define the protected area of memory (as shown in "Table 2. Protected Area Sizes"). The WRSR has no effect on bit1(WEL) and bit0 (WIP) of the status register.

The sequence of issuing WRSR instruction is: CS# goes low→ send WRSR instruction code→ Status Register data on SI→Configuration Register data on SI→CS# goes high.

The CS# must go high exactly at the 8 bits or 16 bits data boundary; otherwise, the instruction will be rejected and not executed. The self-timed Write Status Register cycle time (tW) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be check out during the Write Status Register cycle is in progress. The WIP sets 1 during the tW timing, and sets 0 when Write Status Register Cycle is completed, and the Write Enable Latch (WEL) bit is reset.




Figure 31. Write Status Register (WRSR) Sequence (SPI Mode)

Note: The CS# must go high exactly at 8 bits or 16 bits data boundary to completed the write register command.




Figure 32. Write Status Register (WRSR) Sequence (QPI Mode)



Software Protected Mode (SPM):

- The WREN instruction may set the WEL bit and can change the values of BP3, BP2, BP1, BP0. The protected area, which is defined by BP3, BP2, BP1, BP0 and T/B bit, is at software protected mode (SPM).

Table 11. Protection Modes


Mode	Status register condition	Memory
Software protection mode (SPM)	Status register can be written in (WEL bit is set to "1") and the BP0-BP3 bits can be changed	The protected area cannot be programmed or erased.

Note:

1. As defined by the values in the Block Protect (BP3, BP2, BP1, BP0) bits of the Status Register, as shown in "Table 2. Protected Area Sizes".



Figure 33. WRSR flow





9-11. Enter 4-byte mode (EN4B)

The EN4B instruction enables accessing the address length of 32-bit for the memory area of higher density (larger than 128Mb). The device default is in 24-bit address mode; after sending out the EN4B instruction, the Bit5 (4BYTE bit) of Configuration Register will be automatically set to "1" to indicate the 4-byte address mode has been enabled. Once the 4-byte address mode is enabled, the address length becomes 32-bit instead of the default 24-bit. There are three methods to exit the 4-byte mode: writing exit 4-byte mode (EX4B) instruction, Reset or power-off.

All instructions are accepted normally, and just the address bit is changed from 24-bit to 32-bit.

The following command don't support 4-byte address: RDSFDP, RES and REMS.

The sequence of issuing EN4B instruction is: CS# goes low \rightarrow send EN4B instruction to enter 4-byte mode (automatically set 4BYTE bit as "1") \rightarrow CS# goes high.

9-12. Exit 4-byte mode (EX4B)

The EX4B instruction is executed to exit the 4-byte address mode and return to the default 3-bytes address mode. After sending out the EX4B instruction, the Bit5 (4BYTE bit) of Configuration Register will be cleared to be "0" to indicate the exit of the 4-byte address mode. Once exiting the 4-byte address mode, the address length will return to 24-bit.

The sequence of issuing EX4B instruction is: CS# goes low \rightarrow send EX4B instruction to exit 4-byte mode (automatically clear the 4BYTE bit to be "0") \rightarrow CS# goes high.



9-13. Read Data Bytes (READ)

The read instruction is for reading data out. The address is latched on rising edge of SCLK, and data shifts out on the falling edge of SCLK at a maximum frequency fR. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte mode, please refer to "9-11. Enter 4-byte mode (EN4B)" section.

The sequence of issuing READ instruction is: CS# goes low→send READ instruction code→ 3-byte or 4-byte address on SI→ data out on SO→to end READ operation, raise CS# high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

SCLK Mode 3 0 1 2 3 4 5 6 7 8 9 10 28 29 30 31 32 33 34 35 36 37 38 39

SCLK Mode 0 command 24-Bit Address (Note)

SI 03h 2332221 - 32100 Data Out 1 Data Out 2

High-Z 7 6 5 4 3 2 1 0 7

Figure 34. Read Data Bytes (READ) Sequence (SPI Mode only)

Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.



9-14. Read Data Bytes at Higher Speed (FAST_READ)

The FAST_READ instruction is for quickly reading data out. The address is latched on rising edge of SCLK, and data of each bit shifts out on the falling edge of SCLK at a maximum frequency fC. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FAST_READ instruction. The address counter rolls over to 0 when the highest address has been reached.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte mode, please refer to "9-11. Enter 4-byte mode (EN4B)" section.

The sequence of issuing FAST_READ instruction is: CS# goes low \rightarrow send FAST_READ instruction code \rightarrow 3-byte or 4-byte address on SI \rightarrow 8 dummy cycles (default) \rightarrow data out on SO \rightarrow to end FAST_READ operation, raise CS# high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, FAST_READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.

CS# SCLK Mode 0 Command -Bit Address (Note 1) SI 0Bh High-Z SO CS# 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 **SCLK** Configurable Dummy Cycles (Note 2) SI DATA OUT 2 DATA OUT 1 SO

Figure 35. Read at Higher Speed (FAST_READ) Sequence (SPI Mode)

- 1. Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.
- 2. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.



9-15. Dual Output Read Mode (DREAD)

The DREAD instruction enables double throughput of the Serial NOR Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single DREAD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing DREAD instruction, the following data out will perform as 2-bit instead of previous 1-bit.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte mode, please refer to "9-11. Enter 4-byte mode (EN4B)" section.

The sequence of issuing DREAD instruction is: CS# goes low \rightarrow send DREAD instruction \rightarrow 3-byte or 4-byte address on SIO0 \rightarrow 8 dummy cycles (default) on SIO0 \rightarrow data out interleave on SIO1 & SIO0 \rightarrow to end DREAD operation, raise CS# high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, DREAD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 36. Dual Read Mode Sequence (SPI Mode only)

- 1. Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.
- 2. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.



9-16. 2 x I/O Read Mode (2READ)

The 2READ instruction enables double throughput of the Serial NOR Flash in read mode. The address is latched on rising edge of SCLK, and data of every two bits (interleave on 2 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fT. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 2READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 2READ instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte mode, please refer to "9-11. Enter 4-byte mode (EN4B)" section.

The sequence of issuing 2READ instruction is: CS# goes low \rightarrow send 2READ instruction \rightarrow 3-byte or 4-byte address interleave on SIO1 & SIO0 \rightarrow 4 dummy cycles (default) on SIO1 & SIO0 \rightarrow data out interleave on SIO1 & SIO0 \rightarrow to end 2READ operation, raise CS# high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, 2READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 37. 2 x I/O Read Mode Sequence (SPI Mode only)

- 1. Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.
- 2. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.



9-17. Quad Read Mode (QREAD)

The QREAD instruction enables quad throughput of the Serial NOR Flash in read mode. The address is latched on rising edge of SCLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fQ. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single QREAD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing QREAD instruction, the following data out will perform as 4-bit instead of previous 1-bit.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte mode, please refer to "9-11. Enter 4-byte mode (EN4B)" section.

The sequence of issuing QREAD instruction is: CS# goes low \rightarrow send QREAD instruction \rightarrow 3-byte or 4-byte address on SI \rightarrow 8 dummy cycle (Default) \rightarrow data out interleave on SIO3, SIO2, SIO1 & SIO0 \rightarrow to end QREAD operation, raise CS# high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, QREAD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 38. Quad Read Mode Seguence (SPI Mode only)

- 1. Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.
- 2. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.



9-18. 4 x I/O Read Mode (4READ)

The 4READ instruction enables quad throughput of the Serial NOR Flash in read mode. The address is latched on rising edge of SCLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of SCLK at a maximum frequency fQ. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 4READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 4READ instruction, the following address/dummy/data out will perform as 4-bit instead of previous 1-bit.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte mode, please refer to "9-11. Enter 4-byte mode (EN4B)" section.


4 x I/O Read on SPI Mode (4READ) The sequence of issuing 4READ instruction is: CS# goes low \rightarrow send 4READ instruction \rightarrow 3-byte or 4-byte address interleave on SIO3, SIO2, SIO1 & SIO0 \rightarrow 6 dummy cycles (Default) \rightarrow data out interleave on SIO3, SIO2, SIO1 & SIO0 \rightarrow to end 4READ operation, raise CS# high at any time during data out.

4 x I/O Read on QPI Mode (4READ) The 4READ instruction also support on QPI command mode. The sequence of issuing 4READ instruction QPI mode is: CS# goes low→ send 4READ instruction→ 3-byte or 4-byte address interleave on SIO3, SIO2, SIO1 & SIO0→ 6 dummy cycles (Default) →data out interleave on SIO3, SIO2, SIO1 & SIO0→ to end 4READ operation, raise CS# high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, 4READ instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 39. 4 x I/O Read Mode Sequence (SPI Mode)



- 1. Hi-impedance is inhibited for the two clock cycles.
- 2. P7≠P3, P6≠P2, P5≠P1 & P4≠P0 (Toggling) will result in entering the performance enhance mode.
- 3. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.
- 4. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.

Figure 40. 4 x I/O Read Mode Sequence (QPI Mode)



- 1. Hi-impedance is inhibited for the two clock cycles.
- 2. P7≠P3, P6≠P2, P5≠P1 & P4≠P0 (Toggling) will result in entering the performance enhance mode.
- 3. Configuration Dummy cycle numbers will be different depending on the bit6 & bit 7 (DC0 & DC1) setting in configuration register.
- 4. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.



9-19. Fast Double Transfer Rate Read (FASTDTRD)

The FASTDTRD instruction is for doubling reading data out, signals are triggered on both rising and falling edge of clock. The address is latched on both rising and falling edge of SCLK, and data of each bit shifts out on both rising and falling edge of SCLK. The 2-bit address can be latched-in at one clock, and 2-bit data can be read out at one clock, which means one bit at rising edge of clock, the other bit at falling edge of clock. The first address byte can be at any location.

The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single FASTDTRD instruction. The address counter rolls over to 0 when the highest address has been reached.

The sequence of issuing FASTDTRD instruction is: CS# goes low \rightarrow send FASTDTRD instruction code (1bit per clock) \rightarrow 3-byte address on SI (2-bit per clock) \rightarrow 6-dummy clocks (default) on SI \rightarrow data out on SO (2-bit per clock) \rightarrow to end FASTDTRD operation, raise CS# high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, FASTDTRD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 41. Fast DT Read (FASTDTRD) Sequence (SPI Only)

- Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.
- 2. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.



9-20. 2 x I/O Double Transfer Rate Read Mode (2DTRD)

The 2DTRD instruction enables Double Transfer Rate throughput on dual I/O of the Serial NOR Flash in read mode. The address (interleave on dual I/O pins) is latched on both rising and falling edge of SCLK, and data (interleave on dual I/O pins) shift out on both rising and falling edge of SCLK. The 4-bit address can be latched-in at one clock, and 4-bit data can be read out at one clock, which means two bits at rising edge of clock, the other two bits at falling edge of clock. The first address byte can be at any location.

The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 2DTRD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 2DTRD instruction, the following address/dummy/ data out will perform as 4-bit instead of previous 1-bit.

The sequence of issuing 2DTRD instruction is: CS# goes low \rightarrow send 2DTRD instruction (1-bit per clock) \rightarrow 24-bit address interleave on SIO1 & SIO0 (4-bit per clock) \rightarrow 6-bit dummy clocks (Default) on SIO1 & SIO0 \rightarrow data out interleave on SIO1 & SIO0 (4-bit per clock) \rightarrow to end 2DTRD operation, raise CS# high at any time during data out.

While Program/Erase/Write Status Register cycle is in progress, 2DTRD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.




Figure 42. Fast Dual I/O DT Read (2DTRD) Sequence (SPI Only)

- 1. Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.
- 2. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.



9-21. 4 x I/O Double Transfer Rate Read Mode (4DTRD)

The 4DTRD instruction enables Double Transfer Rate throughput on quad I/O of the Serial NOR Flash in read mode. A Quad Enable (QE) bit of status Register must be set to "1" before sending the 4DTRD instruction. The address (interleave on 4 I/O pins) is latched on both rising and falling edge of SCLK, and data (interleave on 4 I/O pins) shift out on both rising and falling edge of SCLK. The 8-bit address can be latched-in at one clock, and 8-bit data can be read out at one clock, which means four bits at rising edge of clock, the other four bits at falling edge of clock. The first address byte can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single 4DTRD instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing 4DTRD instruction, the following address/dummy/data out will perform as 8-bit instead of previous 1-bit.

Both SPI (8 clocks) and QPI (2 clocks) command cycles can be accepted by this instruction. The SIO[3:1] are don't care during SPI mode.

While Program/Erase/Write Status Register cycle is in progress, 4DTRD instruction is rejected without any impact on the Program/Erase/Write Status Register current cycle.



CS# Mode 3 SCLK Mode 0 erformance Command 3 ADD Cycles Enhance Indica (Note 1 & 2) Configurable Dummy Cycles (Note 3) SIO0 EDh SIO1 SIO₂ SIO3

Figure 43. Fast Quad I/O DT Read (4DTRD) Sequence (SPI Mode)

- 1. Hi-impedance is inhibited for this clock cycle.
- 2. P7≠P3, P6≠P2, P5≠P1 & P4≠P0 (Toggling) will result in entering the performance enhance mode.
- 3. Configuration Dummy cycle numbers will be different depending on the bit6 & bit 7 (DC0 & DC1) setting in configuration register.
- 4. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.




Figure 44. Fast Quad I/O DT Read (4DTRD) Sequence (QPI Mode)

- 1. Hi-impedance is inhibited for this clock cycle.
- 2. P7≠P3, P6≠P2, P5≠P1 & P4≠P0 (Toggling) will result in entering the performance enhance mode.
- 3. Configuration Dummy cycle numbers will be different depending on the bit6 & bit 7 (DC0 & DC1) setting in configuration register.
- 4. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.



9-22. Preamble Bit

The Preamble Bit data pattern supports system/memory controller to determine valid window of data output more easily and improve data capture reliability while the flash memory is running in high frequency.

Preamble Bit data pattern can be enabled or disabled by setting the bit4 of Configuration register (Preamble bit Enable bit). Once the CR<4> is set, the preamble bit is inputted into dummy cycles.

Enabling preamble bit will not affect the function of enhance mode bit. In Dummy cycles, performance enhance mode bit still operates with the same function. Preamble bit will output after performance enhance mode bit.

The preamble bit is a fixed 8-bit data pattern (00110100). While dummy cycle number reaches 10, the complete 8 bits will start to output right after the performance enhance mode bit. While dummy cycle is not sufficient of 10 cycles, the rest of the preamble bits will be cut. For example, 8 dummy cycles will cause 6 preamble bits to output, and 6 dummy cycles will cause 4 preamble bits to output.

Figure 45. SDR 1I/O (10DC)




Figure 46. SDR 1I/O (8DC)






Figure 47. SDR 2I/O (10DC)




Figure 48. SDR 2I/O (8DC)






Figure 49. SDR 4I/O (10DC)




Figure 50. SDR 4I/O (8DC)






Figure 51. DTR1IO (8DC)




Figure 52. DTR2IO (6DC)






Figure 53. DTR2IO (8DC)





Figure 54. DTR4IO (6DC)





9-23. 4 Byte Address Command Set

The operation of 4-byte address command set was very similar to original 3-byte address command set. The only different is all the 4-byte command set request 4-byte address (A31-A0) followed by instruction code. The command set support 4-byte address including: READ4B, Fast_Read4B, DREAD4B, 2READ4B, QREAD4B, 4READ4B, FRDTRD4B, 2DTRD4B, 4DTRD4B, 4PP4B, SE4B, BE32K4B, BE4B. Please note that it is not necessary to issue EN4B command before issuing any of 4-byte command set.

Figure 55. Read Data Bytes using 4 Byte Address Sequence (READ4B)





Figure 56. Read Data Bytes at Higher Speed using 4 Byte Address Sequence (FASTREAD4B)




Note:

1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.




Figure 57. 2 x I/O Fast Read using 4 Byte Address Sequence (2READ4B)



1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit 7 (DC0 & DC1) setting in configuration register.


Figure 58. 4 I/O Fast Read using 4 Byte Address sequence (4READ4B)



- 1. Hi-impedance is inhibited for this clock cycle.
- 2. P7≠P3, P6≠P2, P5≠P1 & P4≠P0 (Toggling) will result in entering the performance enhance mode.
- 3. Configuration Dummy cycle numbers will be different depending on the bit6 & bit 7 (DC0 & DC1) setting in configuration register.




Figure 59. Fast DT Read (FRDTRD4B) Sequence (SPI Only)



1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.

Figure 60. Fast Dual I/O DT Read (2DTRD4B) Sequence (SPI Only)



Note:

1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.






Figure 61. Fast Quad I/O DT Read (4DTRD4B) Sequence (SPI Mode)

- 1. Hi-impedance is inhibited for this clock cycle.
- 2. P7≠P3, P6≠P2, P5≠P1 & P4≠P0 (Toggling) will result in entering the performance enhance mode.
- 3. Configuration Dummy cycle numbers will be different depending on the bit6 & bit 7 (DC0 & DC1) setting in configuration register.




Figure 62. Fast Quad I/O DT Read (4DTRD4B) Sequence (QPI Mode)

- 1. Hi-impedance is inhibited for this clock cycle.
- 2. P7≠P3, P6≠P2, P5≠P1 & P4≠P0 (Toggling) will result in entering the performance enhance mode.
- 3. Configuration Dummy cycle numbers will be different depending on the bit6 & bit 7 (DC0 & DC1) setting in configuration register.



Figure 63. Sector Erase (SE4B) Sequence (SPI Mode)




Figure 64. Block Erase 32KB (BE32K4B) Sequence (SPI Mode)




Figure 65. Block Erase (BE4B) Sequence (SPI Mode)






Figure 66. Page Program (PP4B) Sequence (SPI Mode)





Figure 67. 4 x I/O Page Program (4PP4B) Sequence (SPI Mode only)





9-24. Performance Enhance Mode - XIP (execute-in-place)

The device could waive the command cycle bits if the two cycle bits after address cycle toggles.

Performance enhance mode is supported in both SPI and QPI mode.

In QPI mode, "EBh" "ECh" "EDh" "EEh" and SPI "EBh" "ECh" "EDh" "EEh" commands support enhance mode. The performance enhance mode is not supported in dual I/O mode.

To enter performance-enhancing mode, P[7:4] must be toggling with P[3:0]; likewise P[7:0]=A5h, 5Ah, F0h or 0Fh can make this mode continue and skip the next 4READ instruction. To leave enhance mode, P[7:4] is no longer toggling with P[3:0]; likewise P[7:0]=FFh, 00h, AAh or 55h along with CS# is afterwards raised and then lowered. Issuing "FFh" data cycle can also exit enhance mode. The system then will leave performance enhance mode and return to normal operation.

To conduct the Performance Enhance Mode Reset operation in SPI mode, FFh data cycle(8 clocks in 3-byte address mode)/3FFh data cycle(10 clocks in 4-byte address mode), should be issued in 1I/O sequence. In QPI Mode, FFFFFFFh data cycle(8 clocks in 3-byte address mode)/FFFFFFFFh data cycle (10 clocks in 4-byte address mode), in 4I/O should be issued. If the system controller is being Reset during operation, the flash device will return to the standard SPI operation.

After entering enhance mode, following CS# go high, the device will stay in the read mode and treat CS# go low of the first clock as address instead of command cycle.

Sequence of issuing 4READ instruction especially useful in random access is: CS# goes low \rightarrow send 4READ instruction \rightarrow 3-bytes or 4-bytes address interleave on SIO3, SIO2, SIO1 & SIO0 \rightarrow performance enhance toggling bit P[7:0] \rightarrow 4 dummy cycles (Default) \rightarrow data out until CS# goes high \rightarrow CS# goes low (The following 4READ instruction is not allowed, hence 8 cycles of 4READ can be saved comparing to normal 4READ mode) \rightarrow 3-bytes or 4-bytes random access address.



CS# 10 11 12 13 14 15 16 17 18 19 20 21 22 **SCLK** Mode 0 6 ADD Cycles Data Data Data Command Out 1 Out 2 Out n (Note 3) enhance cator (Note Configurable Dumniy Cycle (Note 2) SIO0 EBh SIO1 SIO₂ SIO3 CS# n+7.....n+9 n+1 n+13 Mode 3 SCLK Mode 0 Data Data Data 6 ADD Cycles enhance Out 2 (Note 3) cator (Note 1)

Figure 68. 4 x I/O Read Performance Enhance Mode Sequence (SPI Mode)

SIO0

SIO1

SIO2

SIO3


1. If not using performance enhance recommend to keep 1 or 0 in performance enhance indicator. Reset the performance enhance mode, if P7=P3 or P6=P2 or P5=P1 or P4=P0, ex: AA, 00, FF

__ Configurable ___ Dumniy Cycle (Note 2)

- 2. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.
- 3. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.




Figure 69. 4 x I/O Read Performance Enhance Mode Sequence (QPI Mode)



- 1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.
- 2. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.
- 3. If not using performance enhance recommend to keep 1 or 0 in performance enhance indicator. Reset the performance enhance mode, if P7=P3 or P6=P2 or P5=P1 or P4=P0, ex: AA, 00, FF



Figure 70. 4 x I/O DT Read Performance Enhance Mode Sequence (SPI Mode)



- 1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.
- 2. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.
- 3. If not using performance enhance recommend to keep 1 or 0 in performance enhance indicator. Reset the performance enhance mode, if P7=P3 or P6=P2 or P5=P1 or P4=P0, ex: AA, 00, FF



CS# 10 SCLK Mode 0 Performance 3 ADD Cycles (Note 2) Command Enhance Indicator (Note 3) Configurable Dummy Cycles (Note 1) SIO[3:0] EDh CS# Mode 3 **SCLK** Mode 0 Performance 3 ADD Cycles Enhance Indicato (Note 3) Configurable Dummy Cycles __ (Note 1) SIO[3:0]

Figure 71. 4 x I/O DT Read Performance Enhance Mode Sequence (QPI Mode)

- 1. Configuration Dummy cycle numbers will be different depending on the bit6 & bit7 (DC0 & DC1) setting in configuration register.
- 2. Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.
- 3. If not using performance enhance recommend to keep 1 or 0 in performance enhance indicator. Reset the performance enhance mode, if P7=P3 or P6=P2 or P5=P1 or P4=P0, ex: AA, 00, FF



9-25. Burst Read

The Burst Read feature allows applications to fill a cache line with a fixed length of data without using multiple read commands. Burst Read is disabled by default at power-up or reset. Burst Read is enabled by setting the Burst Length. When the Burst Length is set, reads will wrap on the selected boundary (8/16/32/64-bytes) containing the initial target address. For example if an 8-byte Wrap Depth is selected, reads will wrap on the 8-byte-page-aligned boundary containing the initial read address.

To set the Burst Length, drive CS# low \rightarrow send SET BURST LENGTH instruction code (C0h) \rightarrow send WRAP CODE \rightarrow drive CS# high. Refer to the table below for valid 8-bit Wrap Codes and their corresponding Wrap Depth.

Data	Wrap Around	Wrap Depth
00h	Yes	8-byte
01h	Yes	16-byte
02h	Yes	32-byte
03h	Yes	64-byte
1xh	No	X

Once Burst Read is enabled, it will remain enabled until the device is power-cycled or reset. The SPI and QPI mode 4READ and 4READ4B read commands support the wrap around feature after Burst Read is enabled. To change the wrap depth, resend the Burst Read instruction with the appropriate Wrap Code. To disable Burst Read, send the Burst Read instruction with Wrap Code 1xh. QPI "EBh" "ECh" and SPI "EBh" "ECh" support wrap around feature after wrap around is enabled. Both SPI (8 clocks) and QPI (2 clocks) command cycles can be accepted by this instruction. The SIO[3:1] are don't care during SPI mode.

Figure 72. Burst Read (SPI Mode)





Figure 73. Burst Read (QPI Mode)



Note: MSB=Most Significant Bit LSB=Least Significant Bit



9-26. Fast Boot

The Fast Boot Feature provides the ability to automatically execute read operation after power on cycle or reset without any read instruction.

A Fast Boot Register is provided on this device. It can enable the Fast Boot function and also define the number of delay cycles and start address (where boot code being transferred). Instruction WRFBR (write fast boot register) and ESFBR (erase fast boot register) can be used for the status configuration or alternation of the Fast Boot Register bit. RDFBR (read fast boot register) can be used to verify the program state of the Fast Boot Register. The default number of delay cycles is 13 cycles, and there is a 16bytes boundary address for the start of boot code access.

When CS# starts to go low, data begins to output from default address after the delay cycles (default as 13 cycles). After CS# returns to go high, the device will go back to standard SPI mode and user can start to input command. In the fast boot data out process from CS# goes low to CS# goes high, a minimum of one byte must be output.

Once Fast Boot feature has been enabled, the device will automatically start a read operation after power on cycle, reset command, or hardware reset operation.

The fast Boot feature can support Single I/O and Quad I/O interface. If the QE bit of Status Register is "0", the data is output by Single I/O interface. If the QE bit of Status Register is set to "1", the data is output by Quad I/O interface.

Table 12. Fast Boot Register (FBR)

Bits	Description	Bit Status	Default State	Type
31 to 4	FBSA (FastBoot Start Address)	16 bytes boundary address for the start of boot code access.	FFFFFF	Non- Volatile
3	X		1	Non- Volatile
2 to 1	FBSD (FastBoot Start Delay Cycle)	00: 7 delay cycles 01: 9 delay cycles 10: 11 delay cycles 11: 13 delay cycles	11	Non- Volatile
0	FBE (FastBoot Enable)	0=FastBoot is enabled. 1=FastBoot is not enabled.	1	Non- Volatile

Note: If FBSD = 11, the maximum clock frequency is 133 MHz


If FBSD = 10, the maximum clock frequency is 104 MHz

If FBSD = 01, the maximum clock frequency is 84 MHz

If FBSD = 00, the maximum clock frequency is 70 MHz




Figure 74. Fast Boot Sequence (QE=0)



Note: If FBSD = 11, delay cycles is 13 and n is 12. If FBSD = 10, delay cycles is 11 and n is 10. If FBSD = 01, delay cycles is 9 and n is 8.

If FBSD = 00, delay cycles is 7 and n is 6.

Figure 75. Fast Boot Sequence (QE=1)



Note: If FBSD = 11, delay cycles is 13 and n is 12.

If FBSD = 10, delay cycles is 11 and n is 10.

If FBSD = 01, delay cycles is 9 and n is 8.

If FBSD = 00, delay cycles is 7 and n is 6.



Figure 76. Read Fast Boot Register (RDFBR) Sequence




Figure 77. Write Fast Boot Register (WRFBR) Sequence





Figure 78. Erase Fast Boot Register (ESFBR) Sequence





9-27. Sector Erase (SE)

The SE instruction is for erasing the data of the chosen sector to be "1". The instruction is used for any 4K-byte sector. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Sector Erase (SE). Any address of the sector (see "Table 4. Memory Organization") is a valid address for Sector Erase (SE) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of the address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. Address bits [Am-A12] (Am is the most significant address) select the sector address.


To enter the 4-byte address mode, please refer to "9-11. Enter 4-byte mode (EN4B)".

The sequence of issuing SE instruction is: CS# goes low \rightarrow send SE instruction code \rightarrow 3-byte or 4-byte address on SI \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycles can be accepted by this instruction. The SIO[3:1] are don't care during SPI mode.


The self-timed Sector Erase Cycle time (tSE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Sector Erase cycle is in progress. The WIP sets 1 during the tSE timing, and clears when Sector Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the Block is protected by BP bits (WPSEL=0; Block Protect Mode) or SPB/DPB (WPSEL=1; Advanced Sector Protect Mode), the Sector Erase (SE) instruction will not be executed on the block.

Figure 79. Sector Erase (SE) Sequence (SPI Mode)



Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.

Figure 80. Sector Erase (SE) Sequence (QPI Mode)





9-28. Block Erase (BE32K)

The Block Erase (BE32K) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 32K-byte block erase operation. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE32K). Any address of the block (Please refer to "Table 4. Memory Organization") is a valid address for Block Erase (BE32K) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of address byte been latched-in); otherwise, the instruction will be rejected and not executed.


Address bits [Am-A15] (Am is the most significant address) select the 32KB block address. The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte address mode, please refer to the "9-11. Enter 4-byte mode (EN4B)" section.

The sequence of issuing BE32K instruction is: CS# goes low→ send BE32K instruction code→ 3-byte or 4-byte address on SI→CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycles can be accepted by this instruction. The SIO[3:1] are don't care during SPI mode.


The self-timed Block Erase Cycle time (tBE32K) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while during the Block Erase cycle is in progress. The WIP sets during the tBE32K timing, and clears when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the Block is protected by BP bits (WPSEL=0; Block Protect Mode) or SPB/DPB (WPSEL=1; Advanced Sector Protect Mode), the Block Erase (BE32K) instruction will not be executed on the block.

Figure 81. Block Erase 32KB (BE32K) Sequence (SPI Mode)



Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.

Figure 82. Block Erase 32KB (BE32K) Sequence (QPI Mode)





9-29. Block Erase (BE)


The Block Erase (BE) instruction is for erasing the data of the chosen block to be "1". The instruction is used for 64K-byte block erase operation. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Block Erase (BE). Any address of the block (Please refer to "Table 4. Memory Organization") is a valid address for Block Erase (BE) instruction. The CS# must go high exactly at the byte boundary (the least significant bit of address byte been latched-in); otherwise, the instruction will be rejected and not executed.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte address mode, please refer to the "9-11. Enter 4-byte mode (EN4B)" section.

The sequence of issuing BE instruction is: CS# goes low \rightarrow send BE instruction code \rightarrow 3-byte or 4-byte address on SI \rightarrow CS# goes high.


Both SPI (8 clocks) and QPI (2 clocks) command cycles can be accepted by this instruction. The SIO[3:1] are don't care when during SPI mode.

The self-timed Block Erase Cycle time (tBE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Block Erase cycle is in progress. The WIP sets during the tBE timing, and clears when Block Erase Cycle is completed, and the Write Enable Latch (WEL) bit is reset. If the Block is protected by BP bits (WPSEL=0; Block Protect Mode) or SPB/DPB (WPSEL=1; Advanced Sector Protect Mode), the Block Erase (BE) instruction will not be executed on the block.



Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.

Figure 84. Block Erase (BE) Sequence (QPI Mode)





9-30. Chip Erase (CE)

The Chip Erase (CE) instruction is for erasing the data of the whole chip to be "1". A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Chip Erase (CE). The CS# must go high exactly at the byte boundary, otherwise the instruction will be rejected and not executed.

The sequence of issuing CE instruction is: CS# goes low→send CE instruction code→CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycles can be accepted by this instruction. The SIO[3:1] are don't care during SPI mode.

The self-timed Chip Erase Cycle time (tCE) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Chip Erase cycle is in progress. The WIP sets during the tCE timing, and clears when Chip Erase Cycle is completed, and the Write Enable Latch (WEL) bit is cleared.

When the chip is under "Block protect (BP) Mode" (WPSEL=0). The Chip Erase (CE) instruction will not be executed, if one (or more) sector is protected by BP3-BP0 bits. It will be only executed when BP3-BP0 all set to "0".

When the chip is under "Advances Sector Protect Mode" (WPSEL=1). The Chip Erase (CE) instruction will be executed on unprotected block. The protected Block will be skipped. If one (or more) 4K byte sector was protected in top or bottom 64K byte block, the protected block will also skip the chip erase command.

Figure 85. Chip Erase (CE) Sequence (SPI Mode)





Figure 86. Chip Erase (CE) Sequence (QPI Mode)





9-31. Page Program (PP)

The Page Program (PP) instruction is for programming memory bits to "0". One to 256 bytes can be sent to the device to be programmed. A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Page Program (PP). If more than 256 data bytes are sent to the device, only the last 256 data bytes will be accepted and the previous data bytes will be disregarded. The Page Program instruction requires that all the data bytes fall within the same 256-byte page. The low order address byte A[7:0] specifies the starting address within the selected page. Bytes that will cross a page boundary will wrap to the beginning of the selected page. The device can accept (256 minus A[7:0]) data bytes without wrapping. If 256 data bytes are going to be programmed, A[7:0] should be set to 0.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte address mode, please refer to the "9-11. Enter 4-byte mode (EN4B)" section.

The sequence of issuing PP instruction is: CS# goes low \rightarrow send PP instruction code \rightarrow 3-byte or 4-byte address on SI \rightarrow at least 1-byte on data on SI \rightarrow CS# goes high.


The CS# must be kept to low during the whole Page Program cycle; The CS# must go high exactly at the byte boundary (the latest eighth bit of data being latched in), otherwise the instruction will be rejected and will not be executed.

The self-timed Page Program Cycle time (tPP) is initiated as soon as Chip Select (CS#) goes high. The Write in Progress (WIP) bit still can be checked while the Page Program cycle is in progress. The WIP sets during the tPP timing, and clears when Page Program Cycle is completed, and the Write Enable Latch (WEL) bit is cleared. If the page is protected by BP bits (WPSEL=0; Block Protect Mode) or SPB/DPB (WPSEL=1; Advanced Sector Protect Mode), the Page Program (PP) instruction will not be executed.

Both SPI (8 clocks) and QPI (2 clocks) command cycles can be accepted by this instruction. The SIO[3:1] are don't care during SPI mode.




Figure 87. Page Program (PP) Sequence (SPI Mode)



Note: Please note the address cycles above are based on 3-byte address mode. For 4-byte address mode, the address cycles will be increased.

Figure 88. Page Program (PP) Sequence (QPI Mode)





9-32. 4 x I/O Page Program (4PP)

The Quad Page Program (4PP) instruction is for programming the memory to be "0". A Write Enable (WREN) instruction must be executed to set the Write Enable Latch (WEL) bit before sending the Quad Page Program (4PP). The Quad Page Programming takes four pins: SIO0, SIO1, SIO2, and SIO3 as address and data input, which can improve programmer performance and the effectiveness of application. The other function descriptions are as same as standard page program.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode or to define EAR bit. To enter the 4-byte address mode, please refer to the "9-11. Enter 4-byte mode (EN4B)" section.

The sequence of issuing 4PP instruction is: CS# goes low \rightarrow send 4PP instruction code \rightarrow 3-byte or 4-byte address on SIO[3:0] \rightarrow at least 1-byte on data on SIO[3:0] \rightarrow CS# goes high.

If the page is protected by BP bits (WPSEL=0; Block Protect Mode) or SPB/DPB (WPSEL=1; Advanced Sector Protect Mode), the Quad Page Program (4PP) instruction will not be executed.




Figure 89. 4 x I/O Page Program (4PP) Sequence (SPI Mode only)



9-33. Deep Power-down (DP)

The Deep Power-down (DP) instruction places the device into a minimum power consumption state, Deep Power-down mode, in which the guiescent current is reduced from ISB1 to ISB2.

The sequence of issuing DP instruction: CS# goes low→ send DP instruction code→ CS# goes high. The CS# must go high at the byte boundary (after exactly eighth bits of the instruction code have been latched-in); otherwise the instruction will not be executed. Both SPI (8 clocks) and QPI (2 clocks) command cycles can be accepted by this instruction. SIO[3:1] are "don't care".

After CS# goes high there is a delay of tDP before the device transitions from Stand-by mode to Deep Power-down mode and before the current reduces from ISB1 to ISB2. Once in Deep Power-down mode, all instructions will be ignored except Release from Deep Power-down (RDP).

The device exits Deep Power-down mode and returns to Stand-by mode if it receives a Release from Deep Power-down (RDP) instruction, power-cycle, or reset. Please refer to "Figure 22. Release from Deep Power-down (RDP) Sequence (SPI Mode)" and "Figure 23. Release from Deep Power-down (RDP) Sequence (QPI Mode)".







Figure 91. Deep Power-down (DP) Sequence (QPI Mode)





9-34. Enter Secured OTP (ENSO)

The ENSO instruction is for entering the additional 4K-bit secured OTP mode. While device is in 4K-bit secured OTP mode, main array access is not available. The additional 4K-bit secured OTP is independent from main array and may be used to store unique serial number for system identifier. After entering the Secured OTP mode, follow standard read or program procedure to read out the data or update data. The Secured OTP data cannot be updated again once it is lock-down.

The sequence of issuing ENSO instruction is: CS# goes low \rightarrow send ENSO instruction to enter Secured OTP mode \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycles can be accepted by this instruction. The SIO[3:1] are don't care during SPI mode.

Please note that after issuing ENSO command user can only access secure OTP region with standard read or program procedure. Furthermore, once security OTP is lock down, only read related commands are valid.

9-35. Exit Secured OTP (EXSO)

The EXSO instruction is for exiting the additional 4K-bit secured OTP mode.

The sequence of issuing EXSO instruction is: CS# goes low→ send EXSO instruction to exit Secured OTP mode→ CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycles can be accepted by this instruction. The SIO[3:1] are don't care during SPI mode.



9-36. Read Security Register (RDSCUR)

The RDSCUR instruction is for reading the value of Security Register bits. The Read Security Register can be read at any time (even in program/erase/write status register/write security register condition) and continuously.

The sequence of issuing RDSCUR instruction is: CS# goes low→send RDSCUR instruction→Security Register data out on SO→ CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycles can be accepted by this instruction. The SIO[3:1] are don't care during SPI mode.







Figure 93. Read Security Register (RDSCUR) Sequence (QPI Mode)





9-37. Write Security Register (WRSCUR)

The WRSCUR instruction is for changing the values of Security Register Bits. The WREN (Write Enable) instruction is required before issuing WRSCUR instruction. The WRSCUR instruction can be issued to change the values of bit1 (LDSO bit) for customer to lock-down the 4K-bit Secured OTP area. Once the LDSO bit is set to "1", the Secured OTP area cannot be updated anymore.

The sequence of issuing WRSCUR instruction is: CS# goes low \rightarrow send WRSCUR instruction \rightarrow CS# goes high.

Both SPI (8 clocks) and QPI (2 clocks) command cycles can be accepted by this instruction. The SIO[3:1] are don't care during SPI mode.

The CS# must go high exactly at the boundary; otherwise, the instruction will be rejected and not executed.

Figure 94. Write Security Register (WRSCUR) Sequence (SPI Mode)





Figure 95. Write Security Register (WRSCUR) Sequence (QPI Mode)





Security Register

The definition of the Security Register bits is as below:

Write Protection Selection bit. Please refer to "9-38. Write Protection Selection (WPSEL)".

Erase Fail bit. The Erase Fail bit indicates the status of last Erase operation. The bit will be set to "1" if the erase operation failed or the erase region is protected. It will be automatically cleared to "0" if the next erase operation succeeds. Please note that it does not interrupt or stop any operation in the flash memory.

Program Fail bit. The Program Fail bit indicates the status of last Program operation. The bit will be set to "1" if the program operation failed or the program region is protected. It will be automatically cleared to "0" if the next program operation succeeds. Please note that it does not interrupt or stop any operation in the flash memory.

Erase Suspend bit. Erase Suspend Bit (ESB) indicates the status of Erase Suspend operation. Users may use ESB to identify the state of flash memory. After the flash memory is suspended by Erase Suspend command, ESB is set to "1". ESB is cleared to "0" after erase operation resumes.

Program Suspend bit. Program Suspend Bit (PSB) indicates the status of Program Suspend operation. Users may use PSB to identify the state of flash memory. After the flash memory is suspended by Program Suspend command, PSB is set to "1". PSB is cleared to "0" after program operation resumes.

Secured OTP Indicator bit. The Secured OTP indicator bit shows the secured OTP area is locked by factory or not. When it is "0", it indicates non-factory lock; "1" indicates factory-lock.

Lock-down Secured OTP (LDSO) bit. By writing WRSCUR instruction, the LDSO bit may be set to "1" for customer lock-down purpose. However, once the bit is set to "1" (lock-down), the LDSO bit and the 4K-bit Secured OTP area cannot be updated any more.

Table 13. Security Register Definition

bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0
WPSEL	E_FAIL	P_FAIL	Reserved	ESB (Erase Suspend bit)	PSB (Program Suspend bit)	LDSO (indicate if lock-down)	Secured OTP indicator bit
0=Block Protection (BP) mode 1= Advanced Sector Protection mode (default=0)	0=normal Erase succeed 1=indicate Erase failed (default=0)	0=normal Program succeed 1=indicate Program failed (default=0)	-	0=Erase is not suspended 1= Erase suspended (default=0)	0=Program is not suspended 1= Program suspended (default=0)	0 = not lock- down 1 = lock-down (Secured OTP can no longer be programmed)	lock 1 = factory lock
Non-volatile bit (OTP)	Volatile bit	Volatile bit	Volatile bit	Volatile bit	Volatile bit	Non-volatile bit (OTP)	Non-volatile bit (OTP)



9-38. Write Protection Selection (WPSEL)

There are two write protection methods provided on this device, (1) Block Protection (BP) mode or (2) Advanced Sector Protection mode. The protection modes are mutually exclusive. The WPSEL bit selects which protection mode is enabled. If WPSEL=0 (factory default), BP mode is enabled and Advanced Sector Protection mode is disabled. If WPSEL=1, Advanced Sector Protection mode is enabled and BP mode is disabled. The WPSEL command is used to set WPSEL=1. A WREN command must be executed to set the WEL bit before sending the WPSEL command. Please note that the WPSEL bit is an OTP bit. Once WPSEL is set to "1", it cannot be programmed back to "0".

When WPSEL = 0: Block Protection (BP) mode,

The memory array is write protected by the BP3-BP0 bits.

When WPSEL =1: Advanced Sector Protection mode,

Blocks are individually protected by their own SPB or DPB. On power-up, all blocks are write protected by the Dynamic Protection Bits (DPB) by default. The Advanced Sector Protection instructions WRLR, RDLR, WRPASS, RDPASS, PASSULK, WRSPB, ESSPB, SPBLK, RDSPBLK, WRDPB, RDDPB, GBLK, and GBULK are activated. The BP3~BP0 bits of the Status Register are disabled and have no effect.

The sequence of issuing WPSEL instruction is: CS# goes low \rightarrow send WPSEL instruction to enable the Advanced Sector Protect mode \rightarrow CS# goes high.





Figure 96. Write Protection Selection



Figure 97. WPSEL Flow






9-39. Advanced Sector Protection

Advanced Sector Protection can protect individual 4KB sectors in the bottom and top 64KB of memory and protect individual 64KB blocks in the rest of memory.

There is one non-volatile Solid Protection Bit (SPB) and one volatile Dynamic Protection Bit (DPB) assigned to each 4KB sector at the bottom and top 64KB of memory and to each 64KB block in the rest of memory. A sector or block is write-protected from programming or erasing when its associated SPB or DPB is set to "1". Please refer to "9-39-6. Sector Protection States Summary Table" for the sector state with the protection status of DPB/SPB bits.

There are two mutually exclusive implementations of Advanced Sector Protection: Solid Protection mode (factory default) and Password Protection mode. Solid Protection mode permits the SPB bits to be modified after power-on or a reset. The Password Protection mode requires a valid password before allowing the SPB bits to be modified. The figure below is an overview of Advanced Sector Protection.

Figure 98. Advanced Sector Protection Overview





9-39-1. Lock Register

The Lock Register is a 16-bit one-time programmable register. Lock Register bits [2:1] select between Solid Protection mode and Password Protection mode. When both bits are "1" (factory default), Solid Protection mode is enabled by default. The Lock Register is programmed using the WRLR (Write Lock Register) command. Programming Lock Register bit 1 to "0" permanently selects Solid Protection mode and permanently disables Password Protection mode. Conversely, programming bit 2 to "0" permanently selects Password Protection mode and permanently disables Solid Protection mode. Bits 1 and 2 cannot be programmed to "0" at the same time otherwise the device will abort the operation. A WREN command must be executed to set the WEL bit before sending the WRLR command.

A password must be set prior to selecting Password Protection mode. The password can be set by issuing the WRPASS command.

Table 14. Lock Register

Bit 15-3	Bit 2	Bit 1	Bit0
Reserved	Password Protection Mode Lock Bit	Solid Protection Mode Lock Bit	Reserved
х	0=Password Protection Mode Enable 1= Password Protection Mode not enable (Default =1)	0=Solid Protection Mode Enable 1= Solid Protection Mode not enable (Default =1)	х
OTP	OTP	OTP	OTP

Note: Once bit 2 or bit 1 has been programmed to "0", the other bit can't be changed any more. Attempts to clear more than one bit in the Lock Register will set the Security Register P_FAIL flag to "1".

Figure 99. Read Lock Register (RDLR) Sequence





Figure 100. Write Lock Register (WRLR) Sequence (SPI Mode)





9-39-2. SPB Lock Bit (SPBLK)

The SPB Lock Bit (SPBLK) is a volatile bit located in bit 0 of the SPB Lock Register. The SPBLK bit controls whether the SPB bits can be modified or not. If SPBLK=1, the SPB bits are unprotected and can be modified. If SPBLK=0, the SPB bits are protected ("locked") and cannot be modified. The power-on and reset status of the SPBLK bit is determined by Lock Register bits [2:1]. Refer to "Table 15. SPB Lock Register" for SPBLK bit default power-on status. The RDSPBLK command can be used to read the SPB Lock Register to determine the state of the SPBLK bit.

In Solid Protection mode, the SPBLK bit defaults to "1" after power-on or reset. When SPBLK=1, the SPB bits are unprotected ("unlocked") and can be modified. The SPB Lock Bit Set command can be used to write the SPBLK bit to "0" and protect the SPB bits. A WREN command must be executed to set the WEL bit before sending the SPB Lock Bit Set command. Once the SPBLK has been written to "0", there is no command to set the bit back to "1". A power-on cycle or hardware reset is required to set the SPB lock bit back to "1".

In Password Protection mode, the SPBLK bit defaults to "0" after power-on or reset. A valid password must be provided to set the SPBLK bit to "1" to allow the SPBs to be modified. After the SPBs have been set to the desired status, use the SPB Lock Bit Set command to clear the SPBLK bit back to "0" in order to prevent further modification.

Table 15. SPB Lock Register

ĺ	Bit	Description	Bit Status	Default	Type
	7-1	Reserved	X	0000000	Volatile
	0	SPBLK (SPB Lock Bit)	0 = SPBs protected 1= SPBs unprotected	Solid Protection Mode: 1 Password Protection Mode: 0	Volatile

Figure 101. SPB Lock Bit Set (SPBLK) Sequence





Figure 102. Read SPB Lock Register (RDSPBLK) Sequence





9-39-3. Solid Protection Bits

The Solid Protection Bits (SPBs) are nonvolatile bits for enabling or disabling write-protection to sectors and blocks. The SPB bits have the same endurance as the Flash memory. An SPB is assigned to each 4KB sector in the bottom and top 64KB of memory and to each 64KB block in the remaining memory. The factory default state of the SPB bits is "0", which has the sector/block write-protection disabled.

When an SPB is set to "1", the associated sector or block is write-protected. Program and erase operations on the sector or block will be inhibited. SPBs can be individually set to "1" by the WRSPB command. However, the SPBs cannot be individually cleared to "0". Issuing the ESSPB command clears all SPBs to "0". A WREN command must be executed to set the WEL bit before sending the WRSPB or ESSPB command.

The SPBLK bit must be "1" before any SPB can be modified. In Solid Protection mode the SPBLK bit defaults to "1" after power-on or reset. Under Password Protection mode, the SPBLK bit defaults to "0" after power-on or reset, and a PASSULK command with a correct password is required to set the SPBLK bit to "1".

The SPB Lock Bit Set command clears the SPBLK bit to "0", locking the SPB bits from further modification.

The RDSPB command reads the status of the SPB of a sector or block. The RDSPB command returns 00h if the SPB is "0", indicating write-protection is disabled. The RDSPB command returns FFh if the SPB is "1", indicating write-protection is enabled.

Note: If SPBLK=0, commands to set or clear the SPB bits will be ignored.

Table 16. SPB Register

Bit	Description	Bit Status	Default	Туре
7 to 0	SPB (Solid Protection Bit)	00h = Unprotect Sector / Block FFh = Protect Sector / Block	00h	Non-volatile



Figure 103. Read SPB Status (RDSPB) Sequence




Figure 104. SPB Erase (ESSPB) Sequence





Figure 105. SPB Program (WRSPB) Sequence





9-39-4. Dynamic Protection Bits

The Dynamic Protection Bits (DPBs) are volatile bits for quickly and easily enabling or disabling write-protection to sectors and blocks. A DPB is assigned to each 4KB sector in the bottom and top 64KB of memory and to each 64KB block in the rest of the memory. The DBPs can enable write-protection on a sector or block regardless of the state of the corresponding SPB. However, the DPB bits can only unprotect sectors or blocks whose SPB bits are "0" (unprotected).

When a DPB is "1", the associated sector or block will be write-protected, preventing any program or erase operation on the sector or block. All DPBs default to "1" after power-on or reset. When a DPB is cleared to "0", the associated sector or block will be unprotected if the corresponding SPB is also "0".

DPB bits can be individually set to "1" or "0" by the WRDPB command. The DBP bits can also be globally cleared to "0" with the GBULK command or globally set to "1" with the GBLK command. A WREN command must be executed to set the WEL bit before sending the WRDPB, GBULK, or GBLK command.

The RDDPB command reads the status of the DPB of a sector or block. The RDDPB command returns 00h if the DPB is "0", indicating write-protection is disabled. The RDDPB command returns FFh if the DPB is "1", indicating write-protection is enabled.

Table 17. DPB Register

Bit	Description	Bit Status	Default	Type
7 to 0	DPB (Dynamic Protection Bit)	00h = Unprotect Sector / Block FFh = Protect Sector / Block	FFh	Volatile

Figure 106. Read DPB Register (RDDPB) Sequence





Figure 107. Write DPB Register (WRDPB) Sequence





9-39-5. Gang Block Lock/Unlock (GBLK/GBULK)

These instructions are only effective if WPSEL=1. The GBLK and GBULK instructions provide a quick method to set or clear all DPB bits at once.

The WREN (Write Enable) instruction is required before issuing the GBLK/GBULK instruction. The sequence of issuing GBLK/GBULK instruction is: CS# goes low → send GBLK/GBULK (7Eh/98h) instruction →CS# goes high.

The GBLK and GBULK commands are accepted in both SPI and QPI mode.

The CS# must go high exactly at the byte boundary, otherwise, the instruction will be rejected and not be executed.

9-39-6. Sector Protection States Summary Table

Protection	on Status	Sector/Block
DPB	SPB	Protection State
0	0	Unprotected
0	1	Protected
1	0	Protected
1	1	Protected



9-39-7. Password Protection Mode

Password Protection mode potentially provides a higher level of security than Solid Protection mode. In Password Protection mode, the SPBLK bit defaults to "0" after a power-on cycle or reset. When SPBLK=0, the SPBs are locked and cannot be modified. A 64-bit password must be provided to unlock the SPBs.

The PASSULK command with the correct password will set the SPBLK bit to "1" and unlock the SPB bits. After the correct password is given, a wait of 2us is necessary for the SPB bits to unlock. The Status Register WIP bit will clear to "0" upon completion of the PASSULK command. Once unlocked, the SPB bits can be modified. A WREN command must be executed to set the WEL bit before sending the PASSULK command.

Several steps are required to place the device in Password Protection mode. Prior to entering the Password Protection mode, it is necessary to set the 64-bit password and verify it. The WRPASS command writes the password and the RDPASS command reads back the password. Password verification is permitted until the Password Protection Mode Lock Bit has been written to "0". Password Protection mode is activated by programming the Password Protection Mode Lock Bit to "0". This operation is not reversible. Once the bit is programmed, it cannot be erased. The device remains permanently in Password Protection mode and the 64-bit password can neither be retrieved nor reprogrammed..

The password is all "1's" when shipped from the factory. The WRPASS command can only program password bits to "0". The WRPASS command cannot program "0's" back to "1's". All 64-bit password combinations are valid password options. A WREN command must be executed to set the WEL bit before sending the WRPASS command.

- The unlock operation will fail if the password provided by the PASSULK command does not match the stored password. This will set the P_FAIL bit to "1" and insert a 100us ± 20us delay before clearing the WIP bit to "0".
- The PASSULK command is prohibited from being executed faster than once every 100us ± 20us. This restriction makes it impractical to attempt all combinations of a 64-bit password (such an effort would take ~58 million years). Monitor the WIP bit to determine whether the device has completed the PASSULK command.
- When a valid password is provided, the PASSULK command does not insert the 100us delay before returning the WIP bit to zero. The SPBLK bit will set to "1" and the P_FAIL bit will be "0".
- It is not possible to set the SPBLK bit to "1" if the password had not been set prior to the Password Protection mode being selected.

Password Register (PASS)

Bits	Field Name	Function	Туре	Default State	Description
63 to 0	PWD	Hidden Password	ОТР	 FEEEEEEEEEEEEE	Non-volatile OTP storage of 64 bit password. The password is no longer readable after the Password Protection mode is selected by programming Lock Register bit 2 to zero.



Figure 108. Read Password Register (RDPASS) Sequence




Figure 109. Write Password Register (WRPASS) Sequence





Figure 110. Password Unlock (PASSULK) Sequence





9-40. Program/Erase Suspend/Resume

The device allow the interruption of Sector-Erase, Block-Erase or Page-Program operations and conduct other operations.

After issue suspend command, the system can determine if the device has entered the Erase-Suspended mode through Bit2 (PSB) and Bit3 (ESB) of security register. (please refer to "Table 13. Security Register Definition")

Both SPI (8 clocks) and QPI (2 clocks) command cycles can accept by this instruction. The SIO[3:1] are don't care when during SPI mode.

9-41. Erase Suspend

Erase suspend allow the interruption of all erase operations. After the device has entered Erase-Suspended mode, the system can read any sector(s) or Block(s) except those being erased by the suspended erase operation. Reading the sector or Block being erase suspended is invalid.

After erase suspend, WEL bit will be clear, only read related, resume and reset command can be accepted. (including: 03h, 08h, 38h, 68h, 88h, E8h, ECh, EDh, EEh, 0Ch, 8Ch, 3Ch, 5Ah, C0h, 06h, 04h, 28h, 9Fh, AFh, 05h, A8h, 90h, 81h, C1h, 80h, 30h, 66h, 99h, 00h, 35h, F5h, 15h, 2Dh, 27h, A7h, E2h, E0h, 16h)

If the system issues an Erase Suspend command after the sector erase operation has already begun, the device will not enter Erase-Suspended mode until tESL time has elapsed.

Erase Suspend Bit (ESB) indicates the status of Erase Suspend operation. Users may use ESB to identify the state of flash memory. After the flash memory is suspended by Erase Suspend command, ESB is set to "1". ESB is cleared to "0" after erase operation resumes.

9-42. Program Suspend

Program suspend allows the interruption of all program operations. After the device has entered Program-Suspended mode, the system can read any sector(s) or Block(s) except those being programmed by the suspended program operation. Reading the sector or Block being program suspended is invalid.

After program suspend, WEL bit will be cleared, only read related, resume and reset command can be accepted. (including: 03h, 08h, 38h, 68h, 88h, E8h, E6h, E6h, E6h, 06h, 86h, 36h, 56h, 66h, 04h, 28h, 97h, A7h, 68h, 90h, 88h, 68h, 99h, 00h, 35h, F5h, 15h, 20h, 27h, A7h, E2h, E6h, 16h)

Program Suspend Bit (PSB) indicates the status of Program Suspend operation. Users may use PSB to identify the state of flash memory. After the flash memory is suspended by Program Suspend command, PSB is set to "1". PSB is cleared to "0" after program operation resumes.



Figure 111. Suspend to Read Latency




Figure 112. Resume to Read Latency





Figure 113. Resume to Suspend Latency





9-43. Write-Resume

The Write operation is being resumed when Write-Resume instruction issued. ESB or PSB (suspend status bit) in Status register will be changed back to "0".

The operation of Write-Resume is as follows: CS# drives low \rightarrow send write resume command cycle (30H) \rightarrow drive CS# high. By polling Busy Bit in status register, the internal write operation status could be checked to be completed or not. The user may also wait the time lag of tSE, tBE, tPP for Sector-erase, Block-erase or Page-programming. WREN (command "06h") is not required to issue before resume. Resume to another suspend operation requires latency time of tPRS or tERS, as defined in "Table 31. AC CHARACTERISTICS (Temperature = -40°C to 85°C, VCC = 2.7V-3.6V)".

Please note that, if "performance enhance mode" is executed during suspend operation, the device can not be resumed. To restart the write command, disable the "performance enhance mode" is required. After the "performance enhance mode" is disabled, the write-resume command is effective.

9-44. No Operation (NOP)

The "No Operation" command is only able to terminate the Reset Enable (RSTEN) command and will not affect any other command.

Both SPI (8 clocks) and QPI (2 clocks) command cycles can be accepted by this instruction. The SIO[3:1] are don't care during SPI mode.

9-45. Software Reset (Reset-Enable (RSTEN) and Reset (RST))

The Software Reset operation combines two instructions: Reset-Enable (RSTEN) command and Reset (RST) command. It returns the device to standby mode. All the volatile bits and settings will be cleared then, which makes the device return to the default status as power on.

To execute Reset command (RST), the Reset-Enable (RSTEN) command must be executed first to perform the Reset operation. If there is any other command to interrupt after the Reset-Enable command, the Reset-Enable will be invalid.


Both SPI (8 clocks) and QPI (2 clocks) command cycles can be accepted by this instruction. The SIO[3:1] are don't care during SPI mode.

If the Reset command is executed during program or erase operation, the operation will be disabled, the data under processing could be damaged or lost.

The reset time is different depending on the last operation. For details, please refer to "Table 27. Reset Timing-(Other Operation)" for tREADY2.



Figure 114. Software Reset Recovery



Note: Refer to "Table 27. Reset Timing-(Other Operation)" for tREADY2.

Figure 115. Reset Sequence (SPI mode)





Figure 116. Reset Sequence (QPI mode)





9-46. Read SFDP Mode (RDSFDP)

The Serial Flash Discoverable Parameter (SFDP) standard provides a consistent method of describing the functional and feature capabilities of serial flash devices in a standard set of internal parameter tables. These parameter tables can be interrogated by host system software to enable adjustments needed to accommodate divergent features from multiple vendors. The concept is similar to the one found in the Introduction of JEDEC Standard, JESD68 on CFI.

The sequence of issuing RDSFDP instruction is CS# goes low—send RDSFDP instruction (5Ah)—send 3 address bytes on SI pin—send 1 dummy byte on SI pin—read SFDP code on SO—to end RDSFDP operation, raise CS# high at any time during data out.

SFDP is a JEDEC standard, JESD216B.

Figure 117. Read Serial Flash Discoverable Parameter (RDSFDP) Sequence






Table 18. Signature and Parameter Identification Data Values - 1

SFDP Table (JESD216B) below is for MX25L51273GMI-08G

Description	Comment	Add (h) (Byte)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
		00h	07:00	53h	53h
SFDP Signature	Fixed: 50444653h	01h	15:08	46h	46h
SFDF Signature	Fixed: 5044465511	02h	23:16	44h	44h
		03h	31:24	50h	50h
SFDP Minor Revision Number	Start from 00h	04h	07:00	06h	06h
SFDP Major Revision Number	Start from 01h	05h	15:08	01h	01h
Number of Parameter Headers	This number is 0-based. Therefore, 0 indicates 1 parameter header.	06h	23:16	02h	02h
Unused		07h	31:24	FFh	FFh
ID number (JEDEC)	00h: it indicates a JEDEC specified header.	08h	07:00	00h	00h
Parameter Table Minor Revision Number	Start from 00h	09h	15:08	06h	06h
Parameter Table Major Revision Number	Start from 01h	0Ah	23:16	01h	01h
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	0Bh	31:24	10h	10h
		0Ch	07:00	ADD0(h)	ADD0(h)
Parameter Table Pointer of JEDEC (PTPJ)	First address of JEDEC Flash Parameter table	0Dh	15:08	ADD1(h)	ADD1(h)
		0Eh	23:16	ADD2(h)	ADD2(h)
Unused		0Fh	31:24	FFh	FFh





Description	Comment	Add (h) (Byte)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
ID number (Macronix manufacturer ID)	it indicates Macronix manufacturer ID	10h	07:00	C2h	C2h
Parameter Table Minor Revision Number	Start from 00h	11h	15:08	00h	00h
Parameter Table Major Revision Number	Start from 01h	12h	23:16	01h	01h
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	13h	31:24	04h	04h
Parameter Table Pointer of Macronix (PTPM)		14h	07:00	ADD0(h)	ADD0(h)
	First address of Macronix Flash Parameter table	15h	15:08	ADD1(h)	ADD1(h)
	i didinictor table	16h	23:16	ADD2(h)	ADD2(h)
Unused		17h	31:24	FFh	FFh
ID number (4-byte Address Instruction)	4-byte Address Instruction parameter ID	18h	07:00	84h	84h
Parameter Table Minor Revision Number	Start from 00h	19h	15:08	00h	00h
Parameter Table Major Revision Number	Start from 01h	1Ah	23:16	01h	01h
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	1Bh	31:24	02h	02h
		1Ch	07:00	ADD0(h)	ADD0(h)
Parameter Table Pointer of 4-byte Address Instruction (PTP4)	First address of 4-byte Address Instruction table	1Dh	15:08	ADD1(h)	ADD1(h)
		1Eh	23:16	ADD2(h)	ADD2(h)
Unused		1Fh	31:24	FFh	FFh

Note: Parameter Table Pointer Address of Parameter Tables (PTPx) is ADD2 & ADD1 & ADD0. For example, ADD2 = 01h, ADD1 = 02h, ADD0 = 03h, then PTPx Address is 010203h. Please read flash content to get the real PTPx Address.



Table 19. Parameter Table (0): JEDEC Flash Parameter Tables - 1

Description	Comment	Byte Add (h) Offset (Note)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Block/Sector Erase sizes	00: Reserved, 01: 4KB erase, 10: Reserved, 11: not supported 4KB erase		01:00	01b	
Write Granularity	0: 1Byte, 1: 64Byte or larger		02	1b	
Write Enable Instruction Required for Writing to Volatile Status Registers	0: not required 1: required 00h to be written to the status register	00h	03	0b	E5h
Write Enable Instruction Select for Writing to Volatile Status Registers	0: use 50h instruction 1: use 06h instruction Note: If target flash status register is nonvolatile, then bits 3 and 4 must be set to 00b.		04	0b	
Unused	Contains 111b and can never be changed		07:05	111b	
4KB Erase Instruction		01h	15:08	20h	20h
(1-1-2) Fast Read (Note2)	0=not supported 1=supported		16	1b	FBh
Address Bytes Number used in addressing flash array	00: 3Byte only, 01: 3 or 4Byte, 10: 4Byte only, 11: Reserved		18:17	01b	
Double Transfer Rate (DTR) Clocking	0=not supported 1=supported		19	1b	
(1-2-2) Fast Read	0=not supported 1=supported	02h	20	1b	
(1-4-4) Fast Read	0=not supported 1=supported		21	1b	
(1-1-4) Fast Read	0=not supported 1=supported		22	1b	
Unused			23	1b	
Unused		03h	31:24	FFh	FFh
Flash Memory Density		07h:04h	31:00	1FFF FF	FFh
(1-4-4) Fast Read Number of Wait states (Note3)	0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8; 0 1010b: 10	08h	04:00	0 0100b	44h
(1-4-4) Fast Read Number of Mode Bits (Note4)	Mode Bits: 000b: Not supported; 010b: 2 bits	UOII	07:05	010b	4411
(1-4-4) Fast Read Instruction		09h	15:08	EBh	EBh
(1-1-4) Fast Read Number of Wait states	0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8; 0 1010b: 10	0Ah	20:16	0 1000b	08h
(1-1-4) Fast Read Number of Mode Bits	Mode Bits: 000b: Not supported; 010b: 2 bits	U/AII	23:21	000b	0011
(1-1-4) Fast Read Instruction		0Bh	31:24	6Bh	6Bh

Note: Address here is offset value. Please refer to Parameter Identification Header in flash to get the starting address.





Description	Comment	Byte Add (h) Offset	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
states	0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8; 0 1010b: 10	0Ch	04:00	0 1000b	08h
(1-1-2) Fast Read Number of Mode Bits	Mode Bits: 000b: Not supported; 010b: 2 bits	OCII	07:05	000b	0011
(1-1-2) Fast Read Instruction		0Dh	15:08	3Bh	3Bh
states	0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8; 0 1010b: 10	0Eh	20:16	0 0100b	04h
(1-2-2) Fast Read Number of Mode Bits	Mode Bits: 000b: Not supported; 010b: 2 bits	OLII	23:21	000b	0411
(1-2-2) Fast Read Instruction		0Fh	31:24	BBh	BBh
(2-2-2) Fast Read	0=not supported 1=supported		00	0b	
Unused		405	03:01	111b	
(4-4-4) Fast Read	0=not supported 1=supported	10h	04	1b	FEh
Unused			07:05	111b	
Unused		13h:11h	31:08	FFh	FFh
Unused		15h:14h	15:00	FFh	FFh
(2-2-2) Fast Read Number of Wait states	0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8	405	20:16	0 0000b	005
(2-2-2) Fast Read Number of Mode Bits	Mode Bits: 000b: Not supported; 010b: 2 bits	16h	23:21	000b	00h
(2-2-2) Fast Read Instruction		17h	31:24	FFh	FFh
Unused		19h:18h	15:00	FFh	FFh
(4-4-4) Fast Read Number of Wait states	0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8; 0 1010b: 10	1Ah	20:16	0 0100b	44h
(4-4-4) Fast Read Number of Mode Bits	Mode Bits: 000b: Not supported; 010b: 2 bits	IAII	23:21	010b	4411
(4-4-4) Fast Read Instruction		1Bh	31:24	EBh	EBh
Erase Type 1 Size	Sector/block size = 2 ^N bytes (Note5) 0Ch: 4KB; 0Fh: 32KB; 10h: 64KB	1Ch	07:00	0Ch	0Ch
Erase Type 1 Erase Instruction		1Dh	15:08	20h	20h
Erase Type 2 Size	Sector/block size = 2^N bytes 00h: N/A; 0Fh: 32KB; 10h: 64KB	1Eh	23:16	0Fh	0Fh
Erase Type 2 Erase Instruction		1Fh	31:24	52h	52h
Erase Type 3 Size	Sector/block size = 2^N bytes 00h: N/A; 0Fh: 32KB; 10h: 64KB	20h	07:00	10h	10h
Erase Type 3 Erase Instruction		21h	15:08	D8h	D8h
Erase Type 4 Size	00h: N/A, This sector type doesn't exist	22h	23:16	00h	00h
Erase Type 4 Erase Instruction		23h	31:24	FFh	FFh





Description	Comment	Byte Add (h) Offset	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Multiplier from typical erase time to maximum erase time	Multiplier value: 0h~Fh (0~15) Max. time = 2 * (Multiplier + 1) * Typical Time	24h	03:00	0110b	D6h
Erase Type 1 Erase Time	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units		07:04 08	1 1101b	
(Typical)	Units 00: 1ms, 01: 16ms 10b: 128ms, 11b: 1s	25h	10:09	00b	49h
EranaType 2 Erana Time	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units		15:11	0 1001b	
EraseType 2 Erase Time (Typical)	Units 00: 1ms, 01: 16ms 10b: 128ms, 11b: 1s		17:16	01b	
Erase Type 3 Erase Time	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units	26h 22:18	22:18	1 0001b	C5h
(Typical)	Units 00: 1 ms, 01: 16 ms 10b: 128ms, 11b: 1s		24:23	01b	
Erana Tuna 4 Erana Tima	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units	27h	29:25	0 0000b	00h
(Typical)	rase Type 4 Erase Time Typical Time = (Count + 1) * Units 27h	31:30	00b		
Multiplier from typical time to max time for Page or byte program	Multiplier value: 0h~Fh (0~15) Max. time = 2 * (Multiplier + 1) *Typical Time	28h	03:00	0001b	81h
Page Program Size	Page size = 2^N bytes 2^8 = 256 bytes, 8h = 1000b		07:04	1000h	
Page Program Time	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units		12:08	1 1111b	
(Typical)	Units 0: 8us, 1: 64us	29h	13	00b 0 1001b 01b 1 0001b 0 0000b 0 0001b 1 0001b	DFh
Ruta Drogram Tima Firet Ruta	Count value: 0h~Fh (0~15)		15:14	0011b	
yte Program Time, First Byte Typical Time = (Count + 1) * Units Units 0: 1us, 1: 8us	17:16 18	1b			
Byte Program Time, Additional Byte	Count value: 0h~Fh (0~15) Typical Time = (Count + 1) * Units	2Ah	22:19	0000b	04h
(Typical)	Units 0: 1us, 1: 8us		23	0b	





Chip Erase Time	not initiate a new erase	2Bh	27:24 28 30:29	0 0011b 11b	F3h
Units (Typical) 00: 16ms, 01: 2 10: 4s, 11: 64s Reserved Reserved: 1b • xxx0b: May r anywl • xx0xb: May r	256ms not initiate a new erase	2Bh	30:29		E3h
Reserved: 1b * xxx0b: May r anywl * xx0xb: May r	not initiate a new erase		31	1	E3h
• xxx0b: May r anywl • xx0xb: May r			31		
anywl ◆ xx0xb: May r			υı	1b	
Prohibited Operations During Program Suspend * x1xxb: May r the pr page * 1xxxb: The e	not initiate a new page am anywhere not initiate a read in rogram suspended size rase and program ctions in bits 1:0 are	2Ch	03:00	0100b	44h
* xxx0b: May r anywl * xx1xb: May r prograsuspe Prohibited Operations During Erase Suspend * xx0xb: May r prograsusped * xx1xxb: May r prograsusped * x1xxb: May r the er size * 1xxxb: The er	not initiate a new erase here not initiate a page am in the erase ended sector size not initiate a page am anywhere not initiate a read in rase suspended sector rase and program ctions in bits 5:4 are		07:04	0100b	
Reserved: 1b			08	1b	
	(Count + 1) * 64us	2Dh	12:09	0001b	03h
		2Eh	15:13 17:16 19:18	1 1000b	67h
Erase Resume to Suspend Count value: 0		23:20	0110b		
Erase Suspend Latency (Max.) Count value: 0 Maximum Time Units	Count value: 00h~1Fh (0~31) Maximum Time = (Count + 1) * Units Units 00: 128ns, 01: 1us		28:24	1 1000b 01b	38h
	Not supported	31		0b	
	Resume a Program	30h	07:00	30h	30h
	Suspend a Program	31h	15:08	B0h	B0h
	_ · · ·				
Erase Resume Instruction Instruction to F	resilme write/Frace i	32h	23:16	30h	30h





Description	Comment	Byte Add (h) Offset	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Reserved	Reserved: 11b		01:00	11b	
Chatria Daviatas Dalling Davias	Bit 2: Read WIP bit [0] by 05h Read instruction				F-71-
Status Register Polling Device Busy	Bit 3: Read bit 7 of Status Register by 70h Read instruction (0=not supported 1=support)	34h	07:02	11 1101b	F7h
	<u> </u>		12:08	1 1101b	
	Maximum Time = (Count + 1) * Units				
(RDP) Delay	Units	35h	44.40	0.41	BDh
(Max.)	00: 128ns, 01: 1us		14:13	01b	
	10: 8us, 11: 64us		4.=	4040 4044	
Release from Deep Power-down	Instruction to Exit Deep Power Down		15	1010 1011b	
(RDP) Instruction	• FFh: Don't need command	36h	22:16	(ABh)	D5h
Enter Deep Power Down	Instruction to Enter Deep Power		23	1011 1001b	
Instruction	Down	37h	30:24	(B9h)	5Ch
Deep Power Down Supported	0: Supported 1: Not supported		31	0b	
4-4-4 Mode Disable Sequences	Methods to exit 4-4-4 mode • xx1xb: issue F5h instruction	38h	03:00	1010b	4Ah
	Methods to enter 4-4-4 mode		07:04		
4-4-4 Mode Enable Sequences	◆ x_x1xxb: issue instruction 35h		08	0 0100b	
0-4-4 Mode Supported	Performance Enhance Mode,			1b	
	Continuous Read, Execute in Place		09		
	0: Not supported 1: Supported				
	* xx_xxx1b: Mode Bits[7:0] = 00h will	1			
	terminate this mode at the end				
	of the current read operation.				
	* xx_xx1xb: If 3-Byte address active,				
	input Fh on DQ0-DQ3 for 8	39h			9Eh
	clocks. If 4-Byte address active,			10 0111b	0
0-4-4 Mode Exit Method	input Fh on DQ0-DQ3 for 10		15:10		
	clocks.				
	• xx x1xxb: Reserved				
	 xx_1xxxb: Input Fh (mode bit reset) 				
	on DQ0-DQ3 for 8 clocks.				
	x1_xxxxb: Mode Bit[7:0]≠Axh				
	• 1x xxxxb: Reserved				
	• xxx1b: Mode Bits[7:0] = A5h Note:				
	QE must be set prior to using				
0-4-4 Mode Entry Method	this mode		19:16	1001h	
0-4-4 Mode Entry Method	◆ x1xxb: Mode Bit[7:0]=Axh		13.10	100111	
	• 1xxxb: Mode Bit[7:0]—Axiii				
	• 000b: No QE bit. Detects 1-1-4/1-4-				
	4 reads based on instruction	3Ah			29h
Ouad Enable (OE) bit	O10b: QE is bit 6 of Status Register.				2311
Quad Enable (QE) bit	where 1=Quad Enable or		22:20	010b	
Requirements	0=not Quad Enable				
	. 444b. Nat Commandad				
HOLD and RESET Disable by bit	TITID. NOL Supported	{			
4 of Ext. Configuration Register	0: Not supported		23	0b	





Description	Comment	Byte Add (h) Offset	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Reserved		3Bh	31:24	FFh	FFh
Volatile or Non-Volatile Register and Write Enable Instruction for Status Register 1	• xxx_xxx1b: Non-Volatile Status Register 1, powers-up to last written value, use instruction 06h to enable write • x1x_xxxxb: Reserved • 1xx_xxxxb: Reserved	3Ch	06:00	111 0000b	F0h
Reserved			07	1b	
Soft Reset and Rescue Sequence Support	Return the device to its default power-on state * x1_xxxxb: issue reset enable instruction 66h, then issue reset instruction 99h.	3Dh	13:08	01 0000b	50h
	xx_xxxx_xxx1b: issue instruction E0b to exit 4 Byte address		15:14	01b	
Exit 4-Byte Addressing	E9h to exit 4-Byte address mode (write enable instruction 06h is not required) • xx_xxxx_x1xxb: 8-bit volatile extended address register used to define A[31:A24] bits. Read with instruction C8h. Write instruction is C5h, data length is 1 byte. Return to lowest memory segment by setting A[31:24] to 00h and use 3-Byte addressing. • xx_xx1x_xxxxb: Hardware reset exx_x1xx_xxxxb: Software reset (see bits 13:8 in this DWORD) • xx_1xxx_xxxxb: Power cycle • x1_xxxx_xxxxb: Reserved • 1x xxxx xxxxxb: Reserved	3Eh	23:16	1111 1001b	F9h





Description	Comment	Byte Add (h) Offset	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Enter 4-Byte Addressing	* xxxx_xxx1b: issue instruction	3Fh	31:24	1000 0101b	85h





Table 20. Parameter Table (1): 4-Byte Instruction Tables - 1 SFDP Table below is for MX25L51273GMI-08G

Description	Comment	Byte Add (h) Offset	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Support for (1-1-1) READ Command, Instruction=13h	0=not supported 1=supported		00	1b	
Support for (1-1-1) FAST_READ Command, Instruction=0Ch	0=not supported 1=supported		01	1b	
Support for (1-1-2) FAST_READ Command, Instruction=3Ch	0=not supported 1=supported		02	1b	
Support for (1-2-2) FAST_READ Command, Instruction=BCh	0=not supported 1=supported	00h	03	1b	7Fh
Support for (1-1-4) FAST_READ Command, Instruction=6Ch	0=not supported 1=supported		04	1b	,,,,,
Support for (1-4-4) FAST_READ Command, Instruction=ECh	0=not supported 1=supported		05	1b	
Support for (1-1-1) Page Program Command, Instruction=12h	0=not supported 1=supported		06	1b	
Support for (1-1-4) Page Program Command, Instruction=34h	0=not supported 1=supported		07	0b	
Support for (1-4-4) Page Program Command, Instruction=3Eh	0=not supported 1=supported		08	1b	
Support for Erase Command – Type 1 size, Instruction lookup in next Dword	0=not supported 1=supported		09	1b	
Support for Erase Command – Type 2 size, Instruction lookup in next Dword	0=not supported 1=supported		10	1b	
Support for Erase Command – Type 3 size, Instruction lookup in next Dword	0=not supported 1=supported	01h	11	1b	EFh
Support for Erase Command – Type 4 size, Instruction lookup in next Dword	0=not supported 1=supported		12	0b	
Support for (1-1-1) DTR_Read Command, Instruction=0Eh	0=not supported 1=supported		13	1b	
Support for (1-2-2) DTR_Read Command, Instruction=BEh	0=not supported 1=supported		14	1b	
Support for (1-4-4) DTR_Read Command, Instruction=EEh	0=not supported 1=supported		15	1b	





Description	Comment	Byte Add (h) Offset	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Support for volatile individual sector lock Read command, Instruction=E0h	0=not supported 1=supported	02h	16	1b	
Support for volatile individual sector lock Write command, Instruction=E1h	0=not supported 1=supported		17	1b	
Support for non-volatile individual sector lock read command, Instruction=E2h	0=not supported 1=supported		18	1b	FFh
Support for non-volatile individual sector lock write command, Instruction=E3h	0=not supported 1=supported			19	1b
Reserved	Reserved		23:20	1111b	
Reserved	Reserved	03h	31:24	FFh	FFh
Instruction for Erase Type 1	FFh=not supported	04h	07:00	21h	21h
Instruction for Erase Type 2	FFh=not supported	05h	15:08	5Ch	5Ch
Instruction for Erase Type 3	FFh=not supported	06h	23:16	DCh	DCh
Instruction for Erase Type 4	FFh=not supported	07h	31:24	FFh	FFh





Table 21. Parameter Table (2): Macronix Flash Parameter Tables -1 SFDP Table below is for MX25L51273GMI-08G

Byte Add (h) DW Add Data (h/b) **Data** Description Comment Offset (Bit) (Note1) (h) 2000h=2.000V 07:00 00h 00h 2700h=2.700V Vcc Supply Maximum Voltage 01h:00h 15:08 36h 36h 3600h=3.600V 1650h=1.650V, 1750h=1.750V 2250h=2.250V, 2300h=2.300V 00h 23:16 00h Vcc Supply Minimum Voltage 03h:02h 2350h=2.350V. 2650h=2.650V 31:24 27h 27h 2700h=2.700V 00 1b H/W Reset# pin 0=not supported 1=supported H/W Hold# pin 0b 0=not supported 1=supported 01 Deep Power Down Mode 0=not supported 1=supported 02 1b S/W Reset 0=not supported 1=supported 03 1b 1001 1001b Reset Enable (66h) should be F99Dh 05h: 04h S/W Reset Instruction 11:04 issued before Reset Instruction (99h) 0=not supported 1=supported 12 1b Program Suspend/Resume Erase Suspend/Resume 0=not supported 1=supported 13 1b Unused 14 1b Wrap-Around Read mode 0=not supported 1=supported 15 1b Wrap-Around Read mode C0h 06h 23:16 C0h Instruction 08h:support 8B wrap-around read 16h:8B&16B 64h Wrap-Around Read data length 07h 31:24 64h 32h:8B&16B&32B 64h:8B&16B&32B&64B Individual block lock 0=not supported 1=supported 00 1b Individual block lock bit 0=Volatile 1=Nonvolatile 01 0b (Volatile/Nonvolatile) 1110 0001b Individual block lock Instruction 09:02 (E1h) Individual block lock Volatile 0=protect 1=unprotect 10 0b CB85h protect bit default protect status 0Bh: 08h Secured OTP 0=not supported 1=supported 11 1b Read Lock 0=not supported 1=supported 12 0b Permanent Lock 0=not supported 1=supported 13 0b Unused 15:14 11b Unused 31:16 FFh FFh 0Fh: 0Ch 31:00 FFh FFh Unused





Table 22. Signature and Parameter Identification Data Values -2

SFDP Table (JESD216B) below is for MX25L51273GZ4I-08G

Description	Comment	Add (h) (Byte)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
		00h	07:00	53h	53h
SFDP Signature	 Fixed: 50444653h	01h	15:08	46h	46h
SFDF Signature	Fixed: 5044465511	02h	23:16	44h	44h
		03h	31:24	50h	50h
SFDP Minor Revision Number	Start from 00h	04h	07:00	06h	06h
SFDP Major Revision Number	Start from 01h	05h	15:08	01h	01h
Number of Parameter Headers	This number is 0-based. Therefore, 0 indicates 1 parameter header.	06h	23:16	02h	02h
Unused		07h	31:24	FFh	FFh
ID number (JEDEC)	00h: it indicates a JEDEC specified header.	08h	07:00	00h	00h
Parameter Table Minor Revision Number	Start from 00h	09h	15:08	06h	06h
Parameter Table Major Revision Number	Start from 01h	0Ah	23:16	01h	01h
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	0Bh	31:24	10h	10h
		0Ch	07:00	ADD0(h)	ADD0(h)
Parameter Table Pointer of JEDEC (PTPJ)	First address of JEDEC Flash Parameter table	0Dh	15:08	ADD1(h)	ADD1(h)
100000		0Eh	23:16	ADD2(h)	ADD2(h)
Unused		0Fh	31:24	FFh	FFh





Description	Comment	Add (h) (Byte)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
ID number (Macronix manufacturer ID)	it indicates Macronix manufacturer ID	10h	07:00	C2h	C2h
Parameter Table Minor Revision Number	Start from 00h	11h	15:08	00h	00h
Parameter Table Major Revision Number	Start from 01h	12h	23:16	01h	01h
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	13h	31:24	04h	04h
	First address of Macronix Flash Parameter table	14h	07:00	ADD0(h)	ADD0(h)
Parameter Table Pointer of Macronix (PTPM)		15h	15:08	ADD1(h)	ADD1(h)
		16h	23:16	ADD2(h)	ADD2(h)
Unused		17h	31:24	FFh	FFh
ID number (4-byte Address Instruction)	4-byte Address Instruction parameter ID	18h	07:00	84h	84h
Parameter Table Minor Revision Number	Start from 00h	19h	15:08	00h	00h
Parameter Table Major Revision Number	Start from 01h	1Ah	23:16	01h	01h
Parameter Table Length (in double word)	How many DWORDs in the Parameter table	1Bh	31:24	02h	02h
		1Ch	07:00	ADD0(h)	ADD0(h)
Parameter Table Pointer of 4-byte Address Instruction (PTP4)	First address of 4-byte Address Instruction table	1Dh	15:08	ADD1(h)	ADD1(h)
		1Eh	23:16	ADD2(h)	ADD2(h)
Unused		1Fh	31:24	FFh	FFh

Note: Parameter Table Pointer Address of Parameter Tables (PTPx) is ADD2 & ADD1 & ADD0. For example, ADD2 = 01h, ADD1 = 02h, ADD0 = 03h, then PTPx Address is 010203h. Please read flash content to get the real PTPx Address.



Table 23. Parameter Table (0): JEDEC Flash Parameter Tables -2 SFDP Table below is for MX25L51273GZ4I-08G

Description	Comment	Byte Add (h) Offset (Note)	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Block/Sector Erase sizes	00: Reserved, 01: 4KB erase, 10: Reserved, 11: not supported 4KB erase		01:00	01b	
Write Granularity	0: 1Byte, 1: 64Byte or larger		02	1b	
Write Enable Instruction Required for Writing to Volatile Status Registers	0: not required 1: required 00h to be written to the status register	00h	03	0b	E5h
Write Enable Instruction Select for Writing to Volatile Status Registers	0: use 50h instruction 1: use 06h instruction Note: If target flash status register is nonvolatile, then bits 3 and 4 must be set to 00b.		04	0b	
Unused	Contains 111b and can never be changed		07:05	111b	
4KB Erase Instruction		01h	15:08	20h	20h
(1-1-2) Fast Read (Note2)	0=not supported 1=supported		16	1b	
Address Bytes Number used in addressing flash array	00: 3Byte only, 01: 3 or 4Byte, 10: 4Byte only, 11: Reserved		18:17	01b	
Double Transfer Rate (DTR) Clocking	0=not supported 1=supported		19	1b	
(1-2-2) Fast Read	0=not supported 1=supported	02h	20	1b	FBh
(1-4-4) Fast Read	0=not supported 1=supported		21	1b	
(1-1-4) Fast Read	0=not supported 1=supported		22	1b	
Unused			23	1b	
Unused		03h	31:24	FFh	FFh
Flash Memory Density		07h:04h	31:00	1FFF FF	FFh
(1-4-4) Fast Read Number of Wait states (Note3)	0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8; 0 1010b: 10	09h	04:00	0 0100b	44h
(1-4-4) Fast Read Number of Mode Bits (Note4)	Mode Bits: 000b: Not supported; 010b: 2 bits	08h	07:05	010b	4411
(1-4-4) Fast Read Instruction		09h	15:08	EBh	EBh
(1-1-4) Fast Read Number of Wait states	0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8; 0 1010b: 10	- 0Ah	20:16	0 1000b	08h
(1-1-4) Fast Read Number of Mode Bits	Mode Bits: 000b: Not supported; 010b: 2 bits	J, 111	23:21	000b	
(1-1-4) Fast Read Instruction		0Bh	31:24	6Bh	6Bh

Note: Address here is offset value. Please refer to Parameter Identification Header in flash to get the starting address.





Description	Comment	Byte Add (h) Offset	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
states	0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8; 0 1010b: 10	0Ch	04:00	0 1000b	08h
(1-1-2) Fast Read Number of Mode Bits	Mode Bits: 000b: Not supported; 010b: 2 bits	OOII	07:05	000b	0011
(1-1-2) Fast Read Instruction		0Dh	15:08	3Bh	3Bh
states	0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8; 0 1010b: 10	0Eh	20:16	0 0100b	04h
(1-2-2) Fast Read Number of Mode Bits	Mode Bits: 000b: Not supported; 010b: 2 bits	OLII	23:21	000b	0411
(1-2-2) Fast Read Instruction		0Fh	31:24	BBh	BBh
(2-2-2) Fast Read	0=not supported 1=supported		00	0b	
Unused		405	03:01	111b	
(4-4-4) Fast Read	0=not supported 1=supported	10h	04	1b	FEh
Unused			07:05	111b	
Unused		13h:11h	31:08	FFh	FFh
Unused		15h:14h	15:00	FFh	FFh
(2-2-2) Fast Read Number of Wait states	0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8	16h	20:16	0 0000b	00h
(2-2-2) Fast Read Number of Mode Bits	Mode Bits: 000b: Not supported; 010b: 2 bits	16h	23:21	000b	
(2-2-2) Fast Read Instruction		17h	31:24	FFh	FFh
Unused		19h:18h	15:00	FFh	FFh
states	0 0000b: Not supported; 0 0100b: 4 0 0110b: 6; 0 1000b: 8; 0 1010b: 10	1Ah	20:16	0 0100b	44h
(4-4-4) Fast Read Number of Mode Bits	Mode Bits: 000b: Not supported; 010b: 2 bits	17(1)	23:21	010b	7711
(4-4-4) Fast Read Instruction		1Bh	31:24	EBh	EBh
Erase Type 1 Size	Sector/block size = 2^N bytes (Note5) 0Ch: 4KB; 0Fh: 32KB; 10h: 64KB	1Ch	07:00	0Ch	0Ch
Erase Type 1 Erase Instruction		1Dh	15:08	20h	20h
Erase Type 2 Size	Sector/block size = 2^N bytes 00h: N/A; 0Fh: 32KB; 10h: 64KB	1Eh	23:16	0Fh	0Fh
Erase Type 2 Erase Instruction		1Fh	31:24	52h	52h
Erase Type 3 Size	Sector/block size = 2^N bytes 00h: N/A; 0Fh: 32KB; 10h: 64KB	20h	07:00	10h	10h
Erase Type 3 Erase Instruction		21h	15:08	D8h	D8h
Erase Type 4 Size	00h: N/A, This sector type doesn't exist	22h	23:16	00h	00h
Erase Type 4 Erase Instruction		23h	31:24	FFh	FFh





Description	Comment	Byte Add (h) Offset	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Multiplier from typical erase time to maximum erase time	Multiplier value: 0h~Fh (0~15) Max. time = 2 * (Multiplier + 1) * Typical Time	24h	03:00	0110b	D6h
	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units		07:04 08	1 1101b	
Erase Type 1 Erase Time (Typical)	Units 00: 1ms, 01: 16ms 10b: 128ms, 11b: 1s	25h	10:09	00b	49h
Ereccitive 2 Freez Time	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units		15:11	0 1001b	
EraseType 2 Erase Time (Typical)	Units 00: 1ms, 01: 16ms 10b: 128ms, 11b: 1s		17:16	01b	
Erase Type 3 Erase Time	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units	26h	22:18	1 0001b	C5h
(Typical)	Units 00: 1 ms, 01: 16 ms 10b: 128ms, 11b: 1s		24:23	01b	
Erase Type 4 Erase Time	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units	27h	29:25	0 0000b	00h
(Typical)	Units 00: 1ms, 01: 16ms 10b: 128 ms, 11b: 1 s		31:30	00b	
Multiplier from typical time to max time for Page or byte program	Multiplier value: 0h~Fh (0~15) Max. time = 2 * (Multiplier + 1) *Typical Time	28h	03:00	0001b	81h
Page Program Size	Page size = 2^N bytes 2^8 = 256 bytes, 8h = 1000b		07:04	1000h	
Page Program Time	Count value: 00h~1Fh (0~31) Typical Time = (Count + 1) * Units		12:08	1 1111b	
(Typical)	Units 0: 8us, 1: 64us	29h	13	0b	DFh
Puto Program Timo, First Puto	Count value: 0h~Fh (0~15) Typical Time = (Count + 1) * Units		15:14	0011b	
Byte Program Time, First Byte (Typical)	Units 0: 1us, 1: 8us	_	17:16 18	1b	
Byte Program Time, Additional Byte	Count value: 0h~Fh (0~15) Typical Time = (Count + 1) * Units	2Ah	22:19	0000b	04h
(^T ypical)	Units 0: 1us, 1: 8us		23	0b	





Description	Comment	Byte Add (h) Offset	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
	Count value: 00h~1Fh (0~31)		27:24	0 0011b	
Chin Franc Time	Typical Time = (Count + 1) * Units		28	0 00116	
Chip Erase Time (Typical)	Units 00: 16ms, 01: 256ms	2Bh	30:29	11b	E3h
	10: 4s, 11: 64s				
Reserved	Reserved: 1b		31	1b	
Prohibited Operations During Program Suspend	 xxx0b: May not initiate a new erase anywhere xx0xb: May not initiate a new page program anywhere x1xxb: May not initiate a read in the program suspended page size 1xxxb: The erase and program restrictions in bits 1:0 are sufficient 	2Ch	03:00	0100b	
Prohibited Operations During Erase Suspend	 xxx0b: May not initiate a new erase anywhere xx1xb: May not initiate a page program in the erase suspended sector size xx0xb: May not initiate a page program anywhere x1xxb: May not initiate a read in the erase suspended sector size 1xxxb: The erase and program restrictions in bits 5:4 are sufficient 		07:04	0100b	44h
Reserved	Reserved: 1b		08	1b	
Program Resume to Suspend Interval (Typical)	Count value: 0h~Fh (0~15) Typical Time = (Count + 1) * 64us	2Dh	12:09	0001b	03h
December Comment Later on	Count value: 00h~1Fh (0~31) Maximum Time = (Count + 1) * Units		15:13 17:16	1 1000b	
Program Suspend Latency (Max.)	Units 00: 128ns, 01: 1us 10: 8us, 11: 64us	2Eh	19:18	01b	67h
Erase Resume to Suspend Interval (Typical)	Count value: 0h~Fh (0~15) Typical Time = (Count + 1) * 64us		23:20	0110b	
Erase Suspend Latency	Count value: 00h~1Fh (0~31) Maximum Time = (Count + 1) * Units Units		28:24	1 1000b	
(Max.)	00: 128ns, 01: 1us 10: 8us, 11: 64us	2Fh	30:29	01b	38h
Suspend / Resume supported	0= Support 1= Not supported		31	0b	
Program Resume Instruction	Instruction to Resume a Program	30h	07:00	30h	30h
Program Suspend Instruction	Instruction to Suspend a Program	31h	15:08	B0h	B0h
Erase Resume Instruction	Instruction to Resume Write/Erase	32h	23:16	30h	30h
Erase Suspend Instruction	Instruction to Suspend Write/Erase	33h	31:24	B0h	B0h





Description	Comment	Byte Add (h) Offset	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Reserved	Reserved: 11b		01:00	11b	
Chatria Daviatas Dalling Davias	Bit 2: Read WIP bit [0] by 05h Read instruction				F-71-
Status Register Polling Device Busy	Bit 3: Read bit 7 of Status Register by 70h Read instruction (0=not supported 1=support)	34h	07:02	11 1101b	F7h
	<u> </u>		12:08	1 1101b	
	Maximum Time = (Count + 1) * Units				
(RDP) Delay	Units	35h	44.40	0.41	BDh
(Max.)	00: 128ns, 01: 1us		14:13	01b	
	10: 8us, 11: 64us		4.=	4040 4044	
Release from Deep Power-down	Instruction to Exit Deep Power Down		15	1010 1011b	
(RDP) Instruction	• FFh: Don't need command	36h	22:16	(ABh)	D5h
Enter Deep Power Down	Instruction to Enter Deep Power		23	1011 1001b	
Instruction	Down	37h	30:24	(B9h)	5Ch
Deep Power Down Supported	0: Supported 1: Not supported		31	0b	
4-4-4 Mode Disable Sequences	Methods to exit 4-4-4 mode • xx1xb: issue F5h instruction	38h	03:00	1010b	4Ah
	Methods to enter 4-4-4 mode		07:04		
4-4-4 Mode Enable Sequences	◆ x_x1xxb: issue instruction 35h		08	0 0100b	
0-4-4 Mode Supported	Performance Enhance Mode,			1b	
	Continuous Read, Execute in Place		09		
	0: Not supported 1: Supported				
	* xx_xxx1b: Mode Bits[7:0] = 00h will	1			
	terminate this mode at the end				
	of the current read operation.				
	* xx_xx1xb: If 3-Byte address active,				
	input Fh on DQ0-DQ3 for 8	39h			9Eh
	clocks. If 4-Byte address active,			10 0111b	0
0-4-4 Mode Exit Method	input Fh on DQ0-DQ3 for 10		15:10		
	clocks.				
	• xx x1xxb: Reserved				
	 xx_1xxxb: Input Fh (mode bit reset) 				
	on DQ0-DQ3 for 8 clocks.				
	x1_xxxxb: Mode Bit[7:0]≠Axh				
	• 1x xxxxb: Reserved				
	• xxx1b: Mode Bits[7:0] = A5h Note:				
	QE must be set prior to using				
0-4-4 Mode Entry Method	this mode		19:16	1001h	
0-4-4 Mode Entry Method	◆ x1xxb: Mode Bit[7:0]=Axh		13.10	100111	
	• 1xxxb: Mode Bit[7:0]—Axiii				
	• 000b: No QE bit. Detects 1-1-4/1-4-				
	4 reads based on instruction	3Ah			29h
Ouad Enable (OE) bit	O10b: QE is bit 6 of Status Register.				2311
Quad Enable (QE) bit	where 1=Quad Enable or		22:20	010b	
Requirements	0=not Quad Enable				
	. 444b. Nat Commandad				
HOLD and RESET Disable by bit	TITID. NOL Supported	{			
4 of Ext. Configuration Register	0: Not supported		23	0b	





Description	Comment	Byte Add (h) Offset	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Reserved		3Bh	31:24	FFh	FFh
Volatile or Non-Volatile Register and Write Enable Instruction for Status Register 1	 xxx_xxx1b: Non-Volatile Status Register 1, powers-up to last written value, use instruction 06h to enable write x1x_xxxxb: Reserved 1xx_xxxxb: Reserved 	3Ch	06:00	111 0000b	F0h
Reserved			07	1b	
Soft Reset and Rescue Sequence Support	Return the device to its default power-on state * x1_xxxxb: issue reset enable instruction 66h, then issue reset instruction 99h.	3Dh	13:08	01 0000b	50h
	• xx_xxxx_xxx1b: issue instruction		15:14	01b	
Exit 4-Byte Addressing	E9h to exit 4-Byte address mode (write enable instruction 06h is not required) • xx_xxxx_x1xxb: 8-bit volatile extended address register used to define A[31:A24] bits. Read with instruction C8h. Write instruction is C5h, data length is 1 byte. Return to lowest memory segment by setting A[31:24] to 00h and use 3-Byte addressing. • xx_xx1x_xxxxb: Hardware reset exx_x1xx_xxxxb: Software reset (see bits 13:8 in this DWORD) • xx_1xxx_xxxxb: Power cycle • x1_xxxx_xxxxb: Reserved • 1x xxxx xxxxxb: Reserved	3Eh	23:16	1111 1001b	F9h





Description	Comment	Byte Add (h) Offset	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Enter 4-Byte Addressing	* xxxx_xxx1b: issue instruction	3Fh	31:24	1000 0101b	85h





Table 24. Parameter Table (1): 4-Byte Instruction Tables -2

Description	Comment	Byte Add (h) Offset	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Support for (1-1-1) READ Command, Instruction=13h	0=not supported 1=supported		00	1b	
Support for (1-1-1) FAST_READ Command, Instruction=0Ch	0=not supported 1=supported		01	1b	
Support for (1-1-2) FAST_READ Command, Instruction=3Ch	0=not supported 1=supported		02	1b	
Support for (1-2-2) FAST_READ Command, Instruction=BCh	0=not supported 1=supported	00h	03	1b	7Fh
Support for (1-1-4) FAST_READ Command, Instruction=6Ch	0=not supported 1=supported	0011	04	1b	7111
Support for (1-4-4) FAST_READ Command, Instruction=ECh	0=not supported 1=supported		05	1b	
Support for (1-1-1) Page Program Command, Instruction=12h	0=not supported 1=supported		06	1b	
Support for (1-1-4) Page Program Command, Instruction=34h	0=not supported 1=supported		07	0b	
Support for (1-4-4) Page Program Command, Instruction=3Eh	0=not supported 1=supported		08	1b	
Support for Erase Command – Type 1 size, Instruction lookup in next Dword	0=not supported 1=supported		09	1b	
Support for Erase Command – Type 2 size, Instruction lookup in next Dword	0=not supported 1=supported		10	1b	
Support for Erase Command – Type 3 size, Instruction lookup in next Dword	0=not supported 1=supported	01h	11	1b	EFh
Support for Erase Command – Type 4 size, Instruction lookup in next Dword	0=not supported 1=supported		12	0b	
Support for (1-1-1) DTR_Read Command, Instruction=0Eh	0=not supported 1=supported		13	1b	
Support for (1-2-2) DTR_Read Command, Instruction=BEh	0=not supported 1=supported		14	1b	
Support for (1-4-4) DTR_Read Command, Instruction=EEh	0=not supported 1=supported		15	1b	





Description	Comment	Byte Add (h) Offset	DW Add (Bit)	Data (h/b) (Note1)	Data (h)
Support for volatile individual sector lock Read command, Instruction=E0h	0=not supported 1=supported		16	1b	
Support for volatile individual sector lock Write command, Instruction=E1h	0=not supported 1=supported		17	1b	
Support for non-volatile individual sector lock read command, Instruction=E2h	0=not supported 1=supported	02h	18	1b	FFh
Support for non-volatile individual sector lock write command, Instruction=E3h	0=not supported 1=supported		19	1b	
Reserved	Reserved		23:20	1111b	
Reserved	Reserved	03h	31:24	FFh	FFh
Instruction for Erase Type 1	FFh=not supported	04h	07:00	21h	21h
Instruction for Erase Type 2	FFh=not supported	05h	15:08	5Ch	5Ch
Instruction for Erase Type 3	FFh=not supported	06h	23:16	DCh	DCh
Instruction for Erase Type 4	FFh=not supported	07h	31:24	FFh	FFh



Rev. 1.3, June 24, 2021



Table 25. Parameter Table (2): Macronix Flash Parameter Tables -2

Description	Comment	Byte Add (h) Offset	DW Add (Bit)	Data (h/b) (Note1)	Data (h)	
Vcc Supply Maximum Voltage	2000h=2.000V 2700h=2.700V 3600h=3.600V	01h:00h	07:00 15:08	00h 36h	00h 36h	
Vcc Supply Minimum Voltage	1650h=1.650V, 1750h=1.750V 2250h=2.250V, 2300h=2.300V 2350h=2.350V, 2650h=2.650V 2700h=2.700V	03h:02h	23:16 31:24	00h 27h	00h 27h	
H/W Reset# pin	0=not supported 1=supported		00	0b		
H/W Hold# pin	0=not supported 1=supported		01	0b		
Deep Power Down Mode	0=not supported 1=supported		02	1b		
S/W Reset	0=not supported 1=supported		03	1b		
S/W Reset Instruction	Reset Enable (66h) should be issued before Reset Instruction	05h : 04h	11:04	1001 1001b (99h)	F99Ch	
Program Suspend/Resume	0=not supported 1=supported		12	1b		
Erase Suspend/Resume	0=not supported 1=supported]	13	1b	
Unused			14	1b		
Wrap-Around Read mode	0=not supported 1=supported		15	1b		
Wrap-Around Read mode Instruction		06h	23:16	C0h	C0h	
Wrap-Around Read data length	08h:support 8B wrap-around read 16h:8B&16B 32h:8B&16B&32B 64h:8B&16B&32B&64B	07h	31:24	64h	64h	
Individual block lock	0=not supported 1=supported		00	1b		
Individual block lock bit (Volatile/Nonvolatile)	0=Volatile 1=Nonvolatile		01	0b		
Individual block lock Instruction			09:02	1110 0001b (E1h)		
Individual block lock Volatile protect bit default protect status	0=protect 1=unprotect	001	10	0b	CB85h	
Secured OTP	0=not supported 1=supported	0Bh : 08h	11	1b		
Read Lock	0=not supported 1=supported		12	0b		
Permanent Lock	0=not supported 1=supported		13	0b		
Unused			15:14	11b		
Unused			31:16	FFh	FFh	
Unused		0Fh : 0Ch	31:00	FFh	FFh	



- Note 1: h/b is hexadecimal or binary.
- Note 2: **(x-y-z)** means I/O mode nomenclature used to indicate the number of active pins used for the opcode (x), address (y), and data (z). At the present time, the only valid Read SFDP instruction modes are: (1-1-1), (2-2-2), and (4-4-4)
- Note 3: Wait States is required dummy clock cycles after the address bits or optional mode bits.
- Note 4: **Mode Bits** is optional control bits that follow the address bits. These bits are driven by the system controller if they are specified. (eg,read performance enhance toggling bits)
- Note 5: 4KB=2^0Ch, 32KB=2^0Fh, 64KB=2^10h
- Note 6: All unused and undefined area data is blank FFh for SFDP Tables that are defined in Parameter Identification Header. All other areas beyond defined SFDP Table are reserved by Macronix.



10. RESET

Driving the RESET# pin low for a period of tRLRH or longer will reset the device. After the reset cycle, the device is in the following states:

- Standby mode
- All the volatile bits such as WEL/WIP/SRAM lock bit will return to the default status as power on.
- 3-byte address mode

If the device is under programming or erasing, driving the RESET# pin low will also terminate the operation and data could be lost. During the resetting cycle, the SO data becomes high impedance and the current will be reduced to minimum.

Figure 118. RESET Timing




Table 26. Reset Timing-(Power On)

Symbol	Parameter	Min.	Тур.	Max.	Unit
tRHSL	Reset# high before CS# low	10			us
tRS	Reset# setup time	15			ns
tRH	Reset# hold time	15			ns
tRLRH	Reset# low pulse width	10			us
tREADY1	Reset Recovery time	35			us

Table 27. Reset Timing-(Other Operation)

Symbol	Parameter	Min.	Тур.	Max.	Unit
tRHSL	Reset# high before CS# low	10			us
tRS	Reset# setup time	15			ns
tRH	Reset# hold time	15			ns
tRLRH	Reset# low pulse width	10			us
	Reset Recovery time (During instruction decoding)	40			us
	Reset Recovery time (for read operation)	40			us
	Reset Recovery time (for program operation)	310			us
tREADY2	Reset Recovery time(for SE4KB operation)	12			ms
	Reset Recovery time (for BE64K/BE32KB operation)	25			ms
	Reset Recovery time (for Chip Erase operation)	1000		·	ms
	Reset Recovery time (for WRSR operation)	40			ms



11. POWER-ON STATE

The device is in the following states after power-up:

- Standby mode (please note it is not deep power-down mode)
- Write Enable Latch (WEL) bit is reset

The device must not be selected during power-up and power-down stage unless the VCC achieves below correct level:

- VCC minimum at power-up stage and then after a delay of tVSL
- GND at power-down

Please note that a pull-up resistor on CS# may ensure a safe and proper power-up/down level.

An internal power-on reset (POR) circuit may protect the device from data corruption and inadvertent data change during power up state. When VCC is lower than VWI (POR threshold voltage value), the internal logic is reset and the flash device has no response to any command.

For further protection on the device, if the VCC does not reach the VCC minimum level, the correct operation is not guaranteed. The write, erase, and program command should be sent after the below time delay:

- tVSL after VCC reached VCC minimum level

The device can accept read command after VCC reached VCC minimum and a time delay of tVSL. Please refer to the "Figure 126. Power-up Timing".

Note:

- To stabilize the VCC level, the VCC rail decoupled by a suitable capacitor close to package pins is recommended. (generally around 0.1uF)
- At power-down stage, the VCC drops below VWI level, all operations are disable and device has no response to any command. The data corruption might occur during the stage while a write, program, erase cycle is in progress.



12. ELECTRICAL SPECIFICATIONS

Table 28. ABSOLUTE MAXIMUM RATINGS

RATING		VALUE
Ambient Operating Temperature	Industrial grade	-40°C to 85°C
Storage Temperature		-65°C to 150°C
Applied Input Voltage		-0.5V to VCC+0.5V
Applied Output Voltage		-0.5V to VCC+0.5V
VCC to Ground Potential		-0.5V to 4.0V

NOTICE:

- 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.
- 2. Specifications contained within the following tables are subject to change.
- 3. During voltage transitions, all pins may overshoot VSS to -2.0V for periods up to 20ns, please refer to "Figure 119. Maximum Negative Overshoot Waveform" and "Figure 120. Maximum Positive Overshoot Waveform".

Figure 119. Maximum Negative Overshoot Waveform




Figure 120. Maximum Positive Overshoot Waveform




Table 29. CAPACITANCE TA = 25°C, f = 1.0 MHz

Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
CIN	Input Capacitance			8	pF	VIN = 0V
COUT	Output Capacitance			8	pF	VOUT = 0V



Figure 121. DATA INPUT TEST WAVEFORMS AND MEASUREMENT LEVEL




Figure 122. OUTPUT LOADING




Figure 123. SCLK TIMING DEFINITION






Table 30. DC CHARACTERISTICS (Temperature = -40°C to 85°C, VCC = 2.7V-3.6V)

Symbol	Parameter	Notes	Min.	Тур.	Max.	Units	Test Conditions
ILI	Input Load Current	1			±2	uA	VCC = VCC Max, VIN = VCC or GND
ILO	Output Leakage Current	1			±2	uA	VCC = VCC Max, VOUT = VCC or GND
ISB1	VCC Standby Current	1		20	100	uA	VIN = VCC or GND, CS# = VCC
ISB2	Deep Power-down Current			3	20	uA	VIN = VCC or GND, CS# = VCC
					30	mA	f=100MHz, (DTR 4 x I/O read) SCLK=0.1VCC/0.9VCC, SO=Open
ICC1	VCC Read (Note 3)	1,3			20		f=104MHz, (4 x I/O read) SCLK=0.1VCC/0.9VCC, SO=Open
					15		f=84MHz, SCLK=0.1VCC/0.9VCC, SO=Open
ICC2	VCC Program Current (PP)	1		20	25	mA	Program in Progress, CS# = VCC
ICC3	VCC Write Status Register (WRSR) Current				20	mA	Program status register in progress, CS#=VCC
ICC4	VCC Sector/Block (32K, 64K) Erase Current (SE/BE/BE32K)	1		20	25	mA	Erase in Progress, CS#=VCC
ICC5	VCC Chip Erase Current (CE)	1		20	25	mA	Erase in Progress, CS#=VCC
VIL	Input Low Voltage		-0.5		0.8	V	
VIH	Input High Voltage		0.7VCC		VCC+0.4	V	
VOL	Output Low Voltage				0.2	V	IOL = 100uA
VOH	Output High Voltage		VCC-0.2			V	IOH = -100uA

Notes

- 1. Typical values at VCC = 3.3V, T = 25°C. These currents are valid for all product versions (package and speeds).
- 2. Typical value is calculated by simulation.
- 3. Pattern = Blank



Table 31. AC CHARACTERISTICS (Temperature = -40°C to 85°C, VCC = 2.7V-3.6V)

Symbol	Alt.	Parameter				Min.	Тур.	Max.	Unit
fSCLK	fC	Clock Frequency for all comm	nands(except Read	Operation	on)	D.C.		166	MHz
fRSCLK	fR	Clock Frequency for READ in		<u> </u>				66	MHz
fTSCLK		Clock Frequency for FAST R 4READ, FASTDTRD, 2DTRD	EAD, DREAD, 2RE	AD, QRE	EAD,	Please refer to "7 and Freque	Table 10. Dummy ency Table (MHz)		1
			Others (fSCLK)	> 6	66MHz	45% x (1/fSCLK)			ns
tCH ⁽¹⁾	tCLH	Clock High Time	Others (ISCER)	≤ 6	66MHz	7			ns
			Normal Read (fRS	CLK)		7			ns
				> 6	66MHz	45% x (1/fSCLK)			ns
tCL ⁽¹⁾	tCLL	Clock Low Time	Others (fSCLK)	≤ 6	66MHz	7			ns
			Normal Read (fRS	CLK)		7			ns
tCLCH ⁽¹¹⁾		Clock Rise Time (peak to pea	ak)			0.1			V/ns
tCHCL(11)		Clock Fall Time (peak to peal	k)			0.1			V/ns
tSLCH	tCSS	CS# Active Setup Time (relat	ive to SCLK)			3			ns
tCHSL		CS# Not Active Hold Time (re	elative to SCLK)			4			ns
tDVCH/ tDVCL	tDSU	Data In Setup Time				2			ns
			VCC: 2.7V - 3.6V			2			ns
tCHDX/ tCLDX ⁽³⁾	tDH	Data In Hold Time	VCC: 3.0V - 3.6V (Loading: 15pF/10p	oF)		1			ns
tCHSH		CS# Active Hold Time (relative	<u> </u>	,		3			ns
tSHCH		CS# Not Active Setup Time (3			ns
		,	From Read to next	Read		7			ns
tSHSL	tCSH	CS# Deselect Time	From Write/Erase/Program to Read Status Register		30			ns	
tSHQZ ⁽¹¹⁾	tDIS	Output Disable Time	,					8	ns
		•		Loading	a: 30pF			8	ns
			VCC: 2.7V -3.6V	Loading				6	ns
				Loading	<u> </u>			5	ns
tCLQV ⁽³⁾	tV	Clock Low to Output Valid	(7)	Loading ODS (1				5	ns
			VCC: 3.0V - 3.6V ⁽⁷⁾	Loading ODS (1	g: 10pF			4.5	ns
			Loading: 30pF	1020 (.	, . , . ,	1			ns
tCLQX ⁽³⁾	tHO	Output Hold Time	Loading: 15pF			1			ns
tDP ⁽¹¹⁾		CS# High to Deep Power-dov						10	us
tRES1 ⁽¹¹⁾		CS# High to Standby Mode v		gnature	Read			30	us
tRES2(11)		CS# High to Standby Mode v						30	us
tW		Write Status/Configuration Re	egister Cycle Time					40	ms
tWREAW		Write Extended Address Reg	ister				40		ns
tBP		Byte-Program					25	60	us
tPP		Page Program Cycle Time					0.25	0.75	ms
tPP ⁽⁵⁾		Page Program Cycle Time (n	bytes)				0.016 + 0.016* (n/16) (6)	0.75	ms
tSE		Sector Erase Cycle Time					30	400	ms
tBE32		Block Erase (32KB) Cycle Tir	ne				150	1000	ms
tBE		Block Erase (64KB) Cycle Tir	ne				280	2000	ms
tCE		Chip Erase Cycle Time					140	200	s
tESL ⁽⁸⁾		Erase Suspend Latency						25	us
tPSL ⁽⁸⁾		Program Suspend Latency						25	us
tPRS ⁽⁹⁾		Latency between Program Ro	esume and next Su	spend		0.3	100		us
tERS ⁽¹⁰⁾		Latency between Erase Resu	ıme and next Suspe	end		0.3	400		us
tQVD ⁽³⁾		Data Output Valid Time Differ	ence among all SIC) pins				600	ps



Notes:

- 1. tCH + tCL must be greater than or equal to 1/ Frequency.
- 2. Typical values given for TA=25°C. Not 100% tested.
- 3. Not 100% tested.
- 4. Test condition is shown as "Figure 121. DATA INPUT TEST WAVEFORMS AND MEASUREMENT LEVEL" and "Figure 122. OUTPUT LOADING".
- 5. While programming consecutive bytes, Page Program instruction provides optimized timings by selecting to program the whole 256 bytes or only a few bytes between 1~256 bytes.
- 6. "n"=how many bytes to program and the formula is for n≥2 (while n=1, user should follow tBP value). The number of (n/16) will be round up to next integer. In the formula, while n=1, byte program time=32us. While n=17, byte program time=48us.
- 7. For tCLQV, please note that the output driver strength (ODS2, ODS1, ODS0) bits must be configured correctly according to "Table 9. Output Driver Strength Table".
- 8. Latency time is required to complete Erase/Program Suspend operation until WIP bit is "0".
- 9. For tPRS, minimum timing must be observed before issuing the next program suspend command. However, a period equal to or longer than the typical timing is required in order for the program operation to make progress.
- 10. For tERS, minimum timing must be observed before issuing the next erase suspend command. However, a period equal to or longer than the typical timing is required in order for the erase operation to make progress.
- 11. The value guaranteed by characterization, not 100% tested in production.




13. OPERATING CONDITIONS

At Device Power-Up and Power-Down

AC timing illustrated in "Figure 124. AC Timing at Device Power-Up" and "Figure 125. Power-Down Sequence" are for the supply voltages and the control signals at device power-up and power-down. If the timing in the figures is ignored, the device will not operate correctly.

During power-up and power-down, CS# needs to follow the voltage applied on VCC to keep the device not to be selected. The CS# can be driven low when VCC reach Vcc(min.) and wait a period of tVSL.

Figure 124. AC Timing at Device Power-Up



Symbol	Parameter	Notes	Min.	Max.	Unit
tVR	VCC Rise Time	1		500000	us/V

Notes:

- 1. Sampled, not 100% tested.
- 2. For AC spec tCHSL, tSLCH, tDVCH, tCHDX, tSHSL, tCHSH, tSHCH, tCHCL, tCLCH in the figure, please refer to *Table 31*. AC CHARACTERISTICS.



Figure 125. Power-Down Sequence

During power-down, CS# needs to follow the voltage drop on VCC to avoid mis-operation.




Figure 126. Power-up Timing






Figure 127. Power Up/Down and Voltage Drop

When powering down the device, VCC must drop below V_{PWD} for at least tPWD to ensure the device will initialize correctly during power up. Please refer to "Figure 127. Power Up/Down and Voltage Drop" and "Table 32. Power-Up/Down Voltage and Timing" below for more details.




Table 32. Power-Up/Down Voltage and Timing

Symbol	Parameter	Min.	Max.	Unit
tVSL	VCC(min.) to device operation	3000		us
VWI	Write Inhibit Voltage	1.5	2.5	V
V_{PWD}	VCC voltage needed to below V _{PWD} for ensuring initialization will occur		0.9	V
tPWD	The minimum duration for ensuring initialization will occur	300		us
VCC	VCC Power Supply	2.7	3.6	V

Note: These parameters are characterized only.

13-1. INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 40h (all Status Register bits are 0 except QE bit: QE=1).

14. ERASE AND PROGRAMMING PERFORMANCE

Parameter	Min.	Typ. ⁽¹⁾	Max. (2)	Unit
Write Status Register Cycle Time			40	ms
Sector Erase Cycle Time (4KB)		30	400	ms
Block Erase Cycle Time (32KB)		0.15	1	S
Block Erase Cycle Time (64KB)		0.28	2	S
Chip Erase Cycle Time		140	200	S
Byte Program Time (via page program command)		25	60	us
Page Program Time		0.25	0.75	ms
Erase/Program Cycle		100,000		cycles

Notice:

- 1. Typical program and erase time assumes the following conditions: 25°C, 3.3V, and checkerboard pattern.
- 2. Under worst conditions of 2.7V, highest operation temperature, post program/erase cycling.
- 3. System-level overhead is the time required to execute the first-bus-cycle sequence for the programming command.

15. ERASE AND PROGRAMMING PERFORMANCE (Factory Mode)

Parameter	Min.	Тур.	Max.	Unit
Sector Erase Cycle Time (4KB)		18		ms
Block Erase Cycle Time (32KB)		100		ms
Block Erase Cycle Time (64KB)		200		ms
Chip Erase Cycle Time		100		S
Page Program Time		0.16		ms
Erase/Program Cycle			50	cycles

Notice:

- 1. Factory Mode must be operated in 20°C to 45°C and VCC 3.0V-3.6V.
- 2. In Factory mode, the Erase/Program operation should not exceed 50 cycles, and "ERASE AND PROGRAMMING PERFORMANCE" 100k cycles will not be affected.
- 3. During factory mode, Suspend command (B0h) cannot be executed.



16. DATA RETENTION

Parameter	Condition	Min.	Max.	Unit
Data retention	55°C	20		years

17. LATCH-UP CHARACTERISTICS

	Min.	Max.				
Input Voltage with respect to GND on all power pins		1.5 VCCmax				
Input Current on all non-power pins	-100mA	+100mA				
Test conditions: VCC = VCCmax, one pin at a time (compliant to JEDEC JESD78 standard).						




18. ORDERING INFORMATION

Please contact Macronix regional sales for the latest product selection and available form factors.

PART NO.	TEMPERATURE	PACKAGE	Remark
MX25L51273GMI-08G	-40°C to 85°C	16-SOP (300mil)	Support Factory Mode
MX25L51273GZ4I-08G	-40°C to 85°C	8-WSON (8x6mm, 3.4 x 4.3 EP)	Support Factory Mode



19. PART NAME DESCRIPTION








20. PACKAGE INFORMATION

20-1. 16-pin SOP (300mil)

Doc. Title: Package Outline for SOP 16L (300MIL)








Dimensions (inch dimensions are derived from the original mm dimensions)

SY UNIT	MBOL	Α	A 1	A2	b	С	D	E	E1	е	L	L1	s	θ
	Min.		0.10	2.25	0.31	0.20	10.10	10.10	7.42		0.40	1.31	0.51	0°
mm	Nom.		0.20	2.35	0.41	0.25	10.30	10.30	7.52	1.27	0.84	1.44	0.64	5°
	Max.	2.65	0.30	2.45	0.51	0.30	10.50	10.50	7.60		1.27	1.57	0.77	8°
	Min.		0.004	0.089	0.012	0.008	0.397	0.397	0.292		0.016	0.052	0.020	0°
Inch	Nom.		0.008	0.093	0.016	0.010	0.405	0.405	0.296	0.050	0.033	0.057	0.025	5°
	Max.	0.104	0.012	0.096	0.020	0.012	0.413	0.413	0.299		0.050	0.062	0.030	8°



20-2. 8-land WSON (8x6mm 3.4 x 4.3EP)

Doc. Title: Package Outline for WSON 8L (8x6x0.8MM, LEAD PITCH 1.27MM, E.P. 3.4x4.3MM)



Note:

This package has an exposed metal pad underneath the package. It is recommended to leave the metal pad floating or to connect it to the same ground as the GND pin of the package. Do not connect the metal pad to any other voltage or signal line on the PCB. Avoid placing vias or traces underneath the metal pad. Connection of this metal pad to any other voltage or signal line can result in shorts and/or electrical malfunction of the device.

Dimensions (inch dimensions are derived from the original mm dimensions)

UNIT	MBOL	Α	A 1	A2	b	D	D1	E	E1	L	е	у
	MIn.	0.70			0.35	7.90	3.35	5.90	4.25	0.45		0.00
mm	Nom.			0.20	0.40	8.00	3.40	6.00	4.30	0.50	1.27	
	Max.	0.80	0.05	-	0.48	8.10	3.45	6.10	4.35	0.55		0.05
	Mln.	0.028			0.014	0.311	0.132	0.232	0.167	0.018		0.00
Inch	Nom.			0.008	0.016	0.315	0.134	0.236	0.169	0.020	0.05	
	Max.	0.032	0.002	-	0.019	0.319	0.136	0.240	0.171	0.022	-	0.002



21. REVISION H	ISTORY	
Revision	Descriptions	Page
June 09, 2017		_
0.00	1. Initial Release.	All
July 28, 2017		
1.0	 Removed the document status "Advanced Information" to align with the product status. 	All
	Corrected RDP (Release from Deep Power-down) descriptions.	P28
	3. Corrected "9-39-2. SPB Lock Bit (SPBLK)" descriptions.	P88
	4. Modified "19. PART NAME DESCRIPTION".	P126
	5. Content modification.	P10, 38-39
	6. Format modification.	P127
August 04, 2020		
1.1	Added "Macronix Proprietary" footnote.	All
	2. Added WRSCUR and RDSCUR command figures.	P84-85
	3. Corrected Note descriptions of the AC Table.	P122
	4. Modified the note descriptions of Page Program Cycle Time (n bytes).	P122
	5. Removed USPB descriptions.	P89, 92, 95
	6. Description modification.	P1, 5, 11, 13, 19,
		25, 27-29, 32, 40, 44-45, 54, 61, 63, 81, 86
	7. Added "Support Performance Enhance Mode - XIP (execute-in-place)".	P5, 66
	8. 4READ Action description modification.	P20
	9. Figure 121 title modification.	P119
	10. Revised the note descriptions of ERASE AND PROGRAMMING PERFORMANCE.	P126
	11. Modified Serial Input Timing (STR mode/DTR mode).	P14
	12. Added tDVCL and tCLDX values.	P14, 121
	 Added tCHDX/tCLDX descriptions & tCLQV/tCLQX descriptions for VCC=3.0V-3.6V. 	P121-122
	14. Revised the descriptions of Performance Enhance Mode.	P50
	15. Added RESET# in "Figure 124. AC Timing at Device Power-Up".	P123
	16. Modified the descriptions of "17. LATCH-UP CHARACTERISTICS".	P127
	 17. Corrected "Read Electronic Signature (RES) Sequence" figures. 18. Added Part Number: MX25L51273GZ4I-08G. 	P29-30 P5, 7, 128-129,
		131
	Clarified single, dual, and quad I/O mode supporting in QE bit setting descriptions.	P37
August 19, 2020		
1.2	Updated and modified SFDP table format.	103-126



Revision June 24, 2021	Descriptions	Page
1.3	Added Output Driver Strength percentage information.	P39
	Corrected the RES and QPIID descriptions.	P29-30, 32
	3. Modified performance enhance indicator note descriptions.	P50
	4. Modified WEL bit descriptions.	P37, 68-70
	5. Modified Burst Read (SPI Mode) descriptions.	P71
	6. Modified LDSO bit descriptions.	P86



Except for customized products which has been expressly identified in the applicable agreement, Macronix's products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only, and not for use in any applications which may, directly or indirectly, cause death, personal injury, or severe property damages. In the event Macronix products are used in contradicted to their target usage above, the buyer shall take any and all actions to ensure said Macronix's product qualified for its actual use in accordance with the applicable laws and regulations; and Macronix as well as it's suppliers and/or distributors shall be released from any and all liability arisen therefrom.

Copyright© Macronix International Co., Ltd. 2017-2021. All rights reserved, including the trademarks and tradename thereof, such as Macronix, MXIC, MXIC Logo, MX Logo, Integrated Solutions Provider, Nbit, Macronix NBit, HybridNVM, HybridFlash, HybridXFlash, XtraROM, KH Logo, BE-SONOS, KSMC, Kingtech, MXSMIO, Macronix vEE, RichBook, Rich TV, OctaBus, FitCAM, ArmorFlash, LybraFlash. The names and brands of third party referred thereto (if any) are for identification purposes only.

For the contact and order information, please visit Macronix's Web site at: http://www.macronix.com