



General description

UWSC Capacitor targets Optical communication system such as ROSA/TOSA, SONET and all optoelectronics as well as High speed data system or products.

The UWSC is suitable for DC decoupling and bypass applications in all broadband optoelectronics and High-speed data system.

The unique technology of integrated passive device in silicon, developed by Murata Integrated Passive Solutions, offers unique performances with high rejection up to 26+ GHz.

These Ultra large band Wire Bondable MOS vertical Silicon Capacitors (UWSC) have been developed in a semiconductor process, in order to combine ultra-deep trench MOS capacitors for high capacitance value of 1nF and MIM capacitors for low capacitance value of 10pF, both in a 0101 [0.25 x 0.25 mm] package size. Other capacitance values and other package size are available as a single capacitor or capacitor array; please feel free to contact us.

UWSC capacitors are directly mounted on the PCB application using die bonding and wire bonding processes. Standard FR4 PCB can be used. The bottom electrode is in TiNiAu and the top electrode is in TiWAu. Other top finishings such as Aluminum are available on request.

Key features

- Compatible with MLCC footprint
- Ultra-high stability of capacitance value:
 - Temperature 70ppm/K (-55 °C to +150 °C)
 - Voltage <-0.02%/Volt
 - Negligible capacitance loss through ageing
- Low profile 0.1mm
- Small size 0.25 x 0.25 mm (0101 format)
- Break down voltage: 30V
- Low leakage current
- High reliability
- High operating temperature (up to 150 °C)
- Compatible with high temperature cycling during manufacturing operations (exceeding 300 °C)
- Compatible with EIA 0101 footprint
- Applicable for standard wire bonding assembly (ball and wedge)

Key applications

- Any demanding applications, such as medical, aerospace, automotive industrial...
- Supply decoupling / filtering of active device
- High reliability applications
- Battery operated devices
- High temperature applications
- High volumetric efficiency (i.e. capacitance per unit volume)



Functional diagram

The next figure provides implementation set-up diagram.



Figure 1 Block Diagram

Electrical performances

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
C	Capacitance value	@+25°C	-	1	-	nF
ΔC_P	Capacitance tolerance ⁽¹⁾	@+25°C	-15	-	+15	%
T _{OP}	Operating temperature		-55	20	150	°C
T _{STG}	Storage temperature ⁽²⁾		-70	-	165	°C
ΔC_T	Capacitance temperature variation	-55 °C to 150 °C	-	70	-	ppm/K
RV _{DC}	Rated voltage ⁽³⁾		-	-	16 ⁽⁴⁾ 14.7 ⁽⁵⁾	V _{DC}
BV	Break down voltage	@+25°C	30	-	-	V
ΔC_{RVDC}	Capacitance voltage variation	From 0 V to RV _{DC} , @+25°C	-	-	-0.02	%/V _{DC}
IR	Insulation resistor	@RV _{DC} , +25°C, 120s	-	10	-	GΩ
ESL	Equivalent Serial Inductance	@+25°C, SRF shunt mode	-	17	-	pH
ESR	Equivalent Serial Resistance	@+25°C, SRF shunt mode	-	0.4	-	Ω
ESD	HBM stress ⁽⁶⁾	JS-001-2017	1	-	-	kV

Table 1 - Electrical performances

(1): other tolerance available upon request

(2): without packaging

(3): Lifetime is voltage and temperature dependent, please refer to application note 'Lifetime of 3D capacitors'

(4): 10 years of intrinsic life time prediction at 100°C continuous operation

(5): 10 years of intrinsic life time prediction at 150°C continuous operation

(6): please refer to application note 'ESD Challenge in 3D Murata Integrated Passive technology'


**Impedance characteristic of 1nF UWSC in Shunt mode**

Figure 2 - 1nF UWSC measurement results
(Impedance characteristic
versus Frequency in shunt mode)


Schematic of 1nF UWSC in Shunt mode

Figure 3 - 1nF UWSC measurement schematic


Example of mounted 0101

Figure 4 – micro picture of mounted 0101 UWSC



Pinning definition




Figure 5 Pinning definition

pin #	Symbol	Coordinates X / Y
1	Signal	0.0 / 0.0
2	GND	Backside

Table 2 - Pinning description. Reference (0,0) located at the centre of the die.

Ordering Information

Murata Integrated Passive Devices delivers products with AQL level II (0.65). Tighter quality levels are available upon request.

Part number	Package		
	Packaging	Finishing	Description
935154832410-F1T	6" FFC ⁽¹⁾	Au ⁽²⁾	UWSC 1nF/0101 – 1 bondpad – 0.25 x 0.25mm x 0.10mm ⁽³⁾
935154832410-F2T	8" FFC ⁽¹⁾	Au ⁽²⁾	UWSC 1nF/0101 – 1 bondpad – 0.25 x 0.25mm x 0.10mm ⁽³⁾
935154832410-E1T	6" GR ⁽¹⁾	Au ⁽²⁾	UWSC 1nF/0101 – 1 bondpad – 0.25 x 0.25mm x 0.10mm ⁽³⁾
935154832410-W0T	Waffle pack 400units	Au ⁽²⁾	UWSC 1nF/0101 – 1 bondpad – 0.25 x 0.25mm x 0.10mm ⁽³⁾

Table 3 - Packaging and ordering information

(1) Other film frame carrier are possible on request

(2) Au = TiWAu (0.3μm) / Au (3μm)

(3) Refer to Figure7

Product Name	Die Name	Description
UWSC832.410	WR0101410	UWSC 1nF/0101/BV30 – 1 bondpad – 0.25 x 0.25mm x 0.10mm

Table 4 - Die information



Pad Metallization

This wire bondable capacitor is delivered as standard with the bottom electrode in TiNiAu (Ti (0.1 μ m)/Ni (0.3 μ m)/Au (0.2 μ m)) and top electrode in TiWAu (TiWAu (0.3 μ m) / Au (3 μ m))

Other Metallization, such as thick Gold or Aluminum top pads are possible on request.

Silicon dies are not sensitive to humidity, please refer to applications notes ‘Assembly Notes’ section ‘Handling precautions and storage’.




Figure 6 – Top electrode description





Figure 7 – Bottom electrode description

Material regulation

This product is RoHS compliant at the time of publication. For further information about regulation compliancy, please ask your sales representative.

Package outline

The product is delivered as a bare silicon die.



Top electrode of capacitor for wire bonding

Figure 8 – micro-picture view

W (mm)	L (mm)	T (mm)	d (mm)	e (mm)	f (mm)	g (mm)
0.25 $\pm$ 0.02	0.25 $\pm$ 0.02	0.10 $\pm$ 0.015	0.175	0.175	0.175	0.175

Table 5 - Dimensions and tolerances




Figure 9 - Package outline drawing




Figure 10 - Package isometric view

Assembly

UWSC capacitors can be directly mounted on the PCB application using standard die bonding and wire bonding (ball and wedge) processes.

For further information, please see our mounting application note.

The attachment techniques recommended by Murata on the customer's substrates are fully detailed in specific documents available on our website. To assure the correct use and proper functioning of Murata capacitors **please download the assembly instructions on <https://www.murata.com/en-us/products/capacitor/siliconcapacitors>** and read them carefully.



Figure 11 Scan this QR Code to access the Murata Silicon Capacitor web page



Packaging format

Please refer to application note 'Products Storage Conditions and Shelf Life'.

Film Frame Carrier:

With UV curable dicing tape (UV performed).

Good dies are identified using the SINF electronic mapping format. No ink is added on wafer to label other dies.




Figure 12 FF070 Frame with a 6" wafer




Figure 13 FF108 Frame with a 6" wafer

Frame Reference	Frame Style	Inside diameter A	Outside diameter B	Width C	Thickness	Pin location E	Pin location F
FF070 ⁽¹⁾	DTF-2-6-1	7.638"	8.976"	8.346"	0.048"	2.370"	2.5"
FF108 ⁽¹⁾	DTF-2-8-1	9.842"	11.653"	10.866"	0.048"	2.381"	2.5"

Table 6 - Frame dimensions (inches)

(1) or equivalent



Expander grip ring 6" diameter:

With UV curable dicing tape (UV performed)

Good dies are identified using the SINF electronic mapping format. No ink is added on wafer to label other dies.




Figure 14 – Grip Ring drawing

Grip Ring Style	A	B	C	D	E	Locator Notch
GRP-2620-6 ⁽¹⁾	7.670"	7.973"	7.975"	8.280"	0.236"	None

Table 7 - Frame dimensions (inches)

(1) or equivalent



Waffle pack:

Please refer to application note ‘Waffle Pack Chip Carrier Handling & Opening Procedure’. Dies are not flipped in the waffle pack cavity (wire bond pad up).




Figure 15 - Waffle pack drawing

External dimensions	Max. capacity	Pocket length X	Pocket width Y	Pocket depth Z
2 inches	20 x 20	0.36 ±0.05	0.36 ±0.05	0.13 ±0.05

Table 8 - Waffle pack dimensions (mm)

M	M1	M2	M3	A
4.55 ±0.08	4.55 ±0.08	2.18 ±0.05	2.18 ±0.05	7° ±1/2°

Table 9 - Waffle pack dimensions (mm)



Definitions

Data sheet status

Objective specification: This data sheet contains target or goal specifications for product development.

Preliminary specification: This data sheet contains preliminary data; supplementary data may be published later.

Product specification: This data sheet contains final product specifications.

Limiting values

Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those given in the Electrical performances sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

Revision history

Revision	Date	Description	Author
Release 1.00	2014 April 1 st	Creation	OGA
Release 2.03	2020 June 2 nd	New template + updates	OGA
Release 3.00	2021 Sept. 24 th	Release product	SCA, LLR, CGU, DDE, DYO, SYO, OGA
Release 3.01	2021 Dec. 09 th	Update of new grip ring drawing	OGA/SCA
Release 3.02	2022 Jan. 19 th	Update of figure 6, by adding micro picture	OGA/SCA
Release 3.03	2023 May. 12 th	Erratum on green dash octagon and adding of top & bottom electrode description	SCA, LLR, CGU, DDE, OGA
Release 3.04	2024 August 6 th	Update of drawing	DYE, OGA

Disclaimer / Life support applications

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Murata customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Murata for any damages resulting from such improper use or sale.

Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights.

Murata Integrated Passive Solutions S.A. makes no representation that the use of its products in the circuits described herein, or the use of other technical information contained herein, will not infringe upon existing or future patent rights. The descriptions contained herein do not imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith. Specifications are subject to change without notice.



www.murata.com

mis@murata.com