

# 8-Bit Bus Front-Loading Latch Transceivers — Advanced CMOS-TTL Compatible

## 74ACT646 74ACT648

### Features/Benefits

- Bidirectional bus transceiver and register
- Independent registers for A and B buses
- Real-time data transfer or stored data transfer
- 24-pin SKINNYDIP® saves space
- Three-state outputs drive bus lines
- Low quiescent supply current of <math><10\ \mu\text{A}</math> (typical)
- Active supply current at about 20% LS equivalent
- Wide commercial operating supply and temperature ranges 4.5 V to 5.5 V;  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$

### Description

This 8-bit bus transceiver with three-state outputs has sixteen D-type flip-flops and multiplexers. The bus-oriented pinout of the part is shown in the Pin Configuration. The internal gate-level hardware configurations for the 'ACT646/648 are given in the Logic Diagram. The basic repeated element, consisting of an edge-triggered flip-flop paralleled with a bypassing path, or "feed-through", into a two-way multiplexer is sometimes called a "front-loading latch."

A pair of multiplexers are used to distribute two bytes of data through the part. The data-routing combinations offered by the multiplexers provide flexibility in directing data to or from either bus, and/or either register. Data is loaded into registers A or B upon the rising edge of the appropriate clock signals. CKA

### Ordering Information

PART NUMBER	PKG	TEMP	POLARITY	OUTPUT	TECH
74ACT646	NS,JS	Com	Noninvert	Three-state	CMOS
74ACT648	NS,JS	Com	Invert		


clocks register A, which receives data from the B bus directly at its inputs. Similarly, CKB clocks register B, which has the A bus available directly at its inputs. Control of the multiplexers is provided by two select lines (one per register), SRA and SRB. Command of the outputs is performed by enable line  $\bar{E}$ , and direction line DIR.

When  $\bar{E}$  is High, data from the buses can be stored into register A and B. When  $\bar{E}$  is Low and DIR is High, the direction of operation is from A to B, when  $\bar{E}$  and DIR are Low, the direction of operation is from B to A.

SRA is used to select between register A and the B bus, and then to route the data to a controlled buffer connected to the A bus. Likewise, SRB selects between register B and the A bus, and then routes the data to the B bus through a controlled buffer.

### Pin Configurations

'ACT646/648  
8-Bit Bus Front-Loading Latch Transceiver



SKINNYDIP® is a registered trademark of Monolithic Memories.

2175 Mission College Blvd. Santa Clara, CA 95054-1592 Tel: (408) 970-9700 TWX: 910-338-2374


13-100

TWX: 910-338-2376


**Monolithic Memories**

Logic Diagrams


'ACT646 (Non-Inverting)



'ACT648 (Inverting)



IEEE Symbols



**Function Table**  
**Nomenclature Description**

**$\bar{E}$ :** To enable A-to-B or B-to-A operation.  
**DIR:** To select the direction of operation.

$\bar{E}$	DIR	OPERATION DIRECTION
L	L	B-to-A
L	H	A-to-B
H	X	A and B buses both are inputs (Storage)

**SRA/SRB:** To select the output data coming from the A/B register if SRA/SRB is a High level; otherwise, directly from the input data bus.

**A0-A7:** Eight input/output pins on the A side.

**B0-B7:** Eight input/output pins on the B side.

**CKA/CKB:** Clock for Register A/B.

**X:** H or L state irrelevant ("Don't Care" condition).

**t:** Positive edge of clock causes clocking, if clock enable is asserted.

**UC:** H or L or  $\downarrow$  case (nonclocked operation).

**RGTR:** Register.

**Bus Operation for 'ACT646**

OPERATION	CONTROL				DATA I/O		BLOCK DIAGRAM	CLOCK ENABLE		'ACT646
	$\bar{E}$	DIR	SRA	SRB	A0-A7	B0-B7		CKA	CKB	
Storage	H	X	X	X	Input	Input		UC	UC	No operation
								UC	↑	Real time A bus data → RGTR B
								↑	UC	Real time B bus data → RGTR A
								↑	↑	Real time A bus data → RGTR B Real time B bus data → RGTR A
Real time B-to-A Operation	L	L	L	X	Output	Input		UC	UC	Real time B bus data → A bus
								UC	↑	Real time B bus data → A bus Real time B bus data → RGTR B
								↑	UC	Real time B bus data → A bus Real time B bus data → RGTR A
								↑	↑	Real time B bus data → A bus Real time B bus data → RGTR A Real time B bus data → RGTR B
Stored data B-to-A Operation	L	L	H	X	Output	Input		UC	UC	RGTR A data → A bus
								UC	↑	RGTR A data → A bus RGTR A data → RGTR B
								↑	UC	Real time B bus data → RGTR A RGTR A data → A bus
								↑	↑	Real time B bus data → RGTR A RGTR A data → A bus RGTR A data → RGTR B
Real time A-to-B Operation	L	H	X	L	Input	Output		UC	UC	Real time A bus data → B bus
								UC	↑	Real time A bus data → B bus Real time A bus data → RGTR B
								↑	UC	Real time A bus data → B bus Real time A bus data → RGTR A
								↑	↑	Real time A bus data → B bus Real time A bus data → RGTR A Real time A bus data → RGTR B
Stored data A-to-B Operation	L	H	X	H	Input	Output		UC	UC	RGTR B data → B bus
								UC	↑	Real time A bus data → RGTR B RGTR B data → B bus
								↑	UC	RGTR B data → B bus RGTR B data → RGTR A
								↑	↑	Real time A bus data → RGTR B RGTR B data → B bus RGTR B data → RGTR A

Bus Operation for 'ACT648

OPERATION	CONTROL				DATA I/O		BLOCK DIAGRAM	CLOCK ENABLE		'ACT648
	E	DIR	SRA	SRB	A0-A7	B0-B7		CKA	CKB	
Storage	H	X	X	X	Input	Input		UC	UC	No operation
								UC	↑	Real time A bus data → RGTR B
								↑	UC	Real time B bus data → RGTR A
								↑	↑	Real time A bus data → RGTR B Real time B bus data → RGTR A
Real time B-to-A Operation	L	L	L	X	Output	Input		UC	UC	Real time $\bar{B}$ bus data → A bus
								UC	↑	Real time $\bar{B}$ bus data → A bus Real time $\bar{B}$ bus data → RGTR B
								↑	UC	Real time $\bar{B}$ bus data → A bus Real time B bus data → RGTR A
								↑	↑	Real time $\bar{B}$ bus data → A bus Real time B bus data → RGTR A Real time $\bar{B}$ bus data → RGTR B
Stored data B-to-A Operation	L	L	H	X	Output	Input		UC	UC	RGTR $\bar{A}$ data → A bus
								UC	↑	RGTR $\bar{A}$ data → A bus RGTR $\bar{A}$ data → RGTR B
								↑	UC	Real time B bus data → RGTR A RGTR $\bar{A}$ data → A bus
								↑	↑	Real time B bus data → RGTR A RGTR $\bar{A}$ data → A bus RGTR $\bar{A}$ data → RGTR B
Real time A-to-B Operation	L	H	X	L	Input	Output		UC	UC	Real time $\bar{A}$ bus data → B bus
								UC	↑	Real time $\bar{A}$ bus data → B bus Real time A bus data → RGTR B
								↑	UC	Real time $\bar{A}$ bus data → B bus Real time $\bar{A}$ bus data → RGTR A
								↑	↑	Real time $\bar{A}$ bus data → B bus Real time A bus data → RGTR A Real time A bus data → RGTR B
Stored data A-to-B Operation	L	H	X	H	Input	Output		UC	UC	RGTR $\bar{B}$ data → B bus
								UC	↑	Real time A bus data → RGTR B RGTR $\bar{B}$ data → B bus
								↑	UC	RGTR $\bar{B}$ data → B bus RGTR $\bar{B}$ data → RGTR A
								↑	↑	Real time A bus data → RGTR B RGTR $\bar{B}$ data → B bus RGTR $\bar{B}$ data → RGTR A

**Absolute Maximum Ratings**

Supply voltage, $V_{CC}$ .....	-0.5 V to 7.0 V
DC input voltage, $V_I$ .....	-0.5 V to $V_{CC} + 0.5$ V
DC output voltage, $V_O$ .....	-0.5 V to $V_{CC} + 0.5$ V
DC output source/sink current per output pin, $I_O$ .....	$\pm 35$ mA
DC $V_{CC}$ or ground current, $I_{CC}$ or $I_{GND}$ .....	$\pm 100$ mA
Input diode current, $I_{IK}$ :	
$V_I < 0$ .....	-20 mA
$V_I > V_{CC}$ .....	+20 mA
Output diode current, $I_{OK}$ :	
$V_O < 0$ .....	-20 mA
$V_O > V_{CC}$ .....	+20 mA
Storage temperature .....	-65 to +150°C

**Operating Conditions**

SYMBOL	PARAMETER	COMMERCIAL			UNIT
		MIN	TYP	MAX	
$V_{CC}$	Supply voltage	4.5	5	5.5	V
$T_A$	Operating free-air temperature	-40		85	°C
$t_w$	Width of clock	High	20		ns
		Low	20		
$t_{su}$	Set up time	25†			ns
$t_h$	Hold time	0†			ns
$t_r$	Input rise time at $V_I = 4.5$ V	0		500	ns
$t_f$	Input fall time at $V_I = 4.5$ V	0		500	ns
$I_{OH}$	High-level output current			-6	mA
$I_{OL}$	Low-level output current			12	mA

† The arrow indicates the Low-to-High transition of the clock input used as reference.

**Electrical Characteristics** Over Operating Conditions

SYMBOL	PARAMETER	TEST CONDITIONS		25° C			UNIT
				MIN	TYP	MAX	
V <sub>IL</sub>	Low-level input voltage				0.8	0.8	V
V <sub>IH</sub>	High-level input voltage			2		2	V
I <sub>IN</sub>	Input current	V <sub>CC</sub> = MAX	V <sub>I</sub> = V <sub>CC</sub> or GND		±1.0	±1.0	μA
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = MAX V <sub>IH</sub> = MIN	I <sub>OL</sub> = 20 μA		0.1	0.1	V
			I <sub>O</sub> = 6 mA		0.32	0.37	
			I <sub>OL</sub> = 12 mA		0.4	0.4	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = MIN V <sub>IL</sub> = MAX V <sub>IH</sub> = MIN	I <sub>OH</sub> = -20 μA	3.4		3.4	V
			I <sub>OH</sub> = -6 mA	2.4		2.4	
I <sub>OZ</sub>	Off-state output current	V <sub>CC</sub> = MAX	V <sub>O</sub> = V <sub>CC</sub> or GND		±10	±30	μA
I <sub>CC</sub> *	Quiescent supply current	V <sub>CC</sub> = MAX	V <sub>I</sub> = V <sub>CC</sub> or GND		10	40	μA

\* See I<sub>CC</sub> vs. Frequency chart.

**Switching Characteristics**

SYMBOL	PARAMETER	TEST CONDITIONS (See Test Load/Waveform)	COMMERCIAL T <sub>A</sub> = 25° C		COMMERCIAL		UNIT	
			MIN	MAX	MIN	MAX		
t <sub>PLH</sub>	Data to output delay	C <sub>L</sub> = 50 pF		38		45	ns	
t <sub>PHL</sub>				38		45		
t <sub>PLH</sub>	Clock to output delay			32		38	ns	
t <sub>PHL</sub>				32		38		
t <sub>PLH</sub>	Select to output delay* (data input high)			32		35	ns	
t <sub>PHL</sub>				32		35		
t <sub>PLH</sub>	Select to output delay* (data input low)			32		35	ns	
t <sub>PHL</sub>				32		35		
t <sub>PZL</sub>	Output enable delay		R <sub>L</sub> = 1KΩ C <sub>L</sub> = 50 pF		40		45	ns
t <sub>PZH</sub>					40		45	
t <sub>PLZ</sub>	Output disable delay			35		40	ns	
t <sub>PHZ</sub>				35		40		
t <sub>PZL</sub>	Direction enable delay			40		45	ns	
t <sub>PZH</sub>				35		40		
t <sub>PLZ</sub>	Direction disable delay			30		35	ns	
t <sub>PHZ</sub>				30		35		

\* See Figure 4.



Test Waveforms




Figure 1.




Figure 2.





Figure 3.



- NOTES: 1. When SRA/SRB is low, the input data will transfer to output bus.  
 2. When SRA/SRB is high, the data of register will transfer to output bus.  
 3. For the inverting devices, the timing is similar, but the output is opposite to that for the non-inverting devices.

Figure 4.

Enable/Disable/Direction-Change Delay




Figure 5.

Test Load




Figure 6.

- NOTES
1.  $C_L$  includes probe and jig capacitance.
  2. When measuring  $t_{PLZ}$  and  $t_{PZL}$ ,  $S_1$  is tied to  $V_{CC}$ . When measuring  $t_{PHZ}$  and  $t_{PZH}$ ,  $S_1$  is tied to ground.  
When measuring propagation delay times of three-state outputs,  $S_1$  is open, i.e., not connected to  $V_{CC}$  or ground.
  3. Waveform 1 is for an output with internal conditions such that the output is Low except when disabled by the output control.  
Waveform 2 is for an output with internal conditions such that the output is High except when disabled by the output control.
  4. In the examples above, the phase relationships between inputs and outputs have been chosen arbitrarily.
  5. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 1$  MHz,  $t_r \leq 6$  ns,  $t_f \leq 6$  ns,  $Z_{out} = 50 \Omega$ .

Typical ICC vs. Frequency

