

M5M27C201K,JK-10,-12,-15

2097152-BIT(262144-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

DESCRIPTION

The Mitsubishi M5M27C201K,JK is a high-speed 2097152-bit ultraviolet erasable and electrically reprogrammable read only memory. It is suitable for microprocessor programming applications where rapid turn-around is required. The M5M27C201K,JK is fabricated by N-channel double polysilicon gate for Memory and CMOS technology for peripheral circuits, and is available in a 32 pin DIP and CLCC with a transparent lid.

FEATURES

- 262114 word × 8 bit organization
- Access time
 - M5M27C201K-10, JK-10 100ns (max.)
 - M5M27C201K-12, JK-12 120ns (max.)
 - M5M27C201K-15, JK-15 150ns (max.)
- Two line control $\overline{OE}$, $\overline{CE}$
- Low power current (I_{cc}): Active 30mA (max.)
 (Isb2): Stand-by 0.1mA (max.)
- Single 5V power supply (read operation)
- Programming voltage 12.5V
- 3-State output buffer
- Input and output TTL-compatible in read and program mode
- Standard 32 pin DIP
- Byte programming algorithm
- Page programming algorithm

APPLICATION

Microcomputer systems and peripheral equipment

FUNCTION**Read**

Set the $\overline{CE}$ and $\overline{OE}$ terminals to the read mode (low level). Low level input to $\overline{CE}$ and $\overline{OE}$ and address signals to the address inputs ($A_0 \sim A_{17}$) make the data contents of the designated address location available at the data input/output ($D_0 \sim D_7$). When the $\overline{CE}$ or $\overline{OE}$ signal is high, data input/output are in a floating state.


When the $\overline{CE}$ signal is high, the device is in the stand by mode or power-down mode.

Programming**(Byte programming algorithm)**


The M5M27C201K,JK enters the byte programming mode when 12.5V is supplied to the V_{PP} power supply input, $\overline{CE}$ is at low level and $\overline{OE}$ is at high level. A location is designated by address signals ($A_0 \sim A_{17}$), and the data to be programmed must be applied at 8-bits in parallel to the data inputs ($D_0 \sim D_7$). In this state, byte programming is completed when $\overline{PGM}$ is at low level.

(Page programming algorithm)

Page programming feature of the M5M27C201K,JK allows 4 bytes of data to be simultaneously programmed. The destination addresses for a page programming operation must reside on the same page; that is, A_2 through A_{17} must not change. At first, the M5M27C201K,JK enters the page data latch mode when $V_{PP} = 12.5V$, $\overline{CE} = "H"$, $\overline{OE} = "L"$ and $\overline{PGM}$

PIN CONFIGURATION (TOP VIEW)

Outline 32K4 (CERDIP: K)



Outline 32K0 (CLCC: JK)


= "H". The four locations in same page are designated by address signals (A_0 , A_1 change) and the data to be programmed must be applied to each location at 8bits in parallel to the data inputs ($D_0 \sim D_7$). In this state, the data (4-bytes) latch is completed. Then the M5M27C201K,JK enters the page programming mode when $\overline{OE} = "H"$. In this state, page (4-bytes) programming is completed when $\overline{PGM} = "L"$.

Erase

Erase is effected by exposure to ultraviolet light with a wavelength of 2537 Å at an intensity of approximately 15W·S/cm². Sunlight and fluorescent light may contain ultraviolet light sufficient to erase the programmed information. For any operation in the read mode, the transparent lid should be covered with opaque tape.

M5M27C201K,JK-10,-12,-15

2097152-BIT(262144-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM



MODE SELECTION

Mode	Pins	$\overline{CE}$ (22)	$\overline{OE}$ (24)	PGM (31)	V _{PP} (1)	V _{CC} (32)	Data I/O (13~15,17~21)
Read		V _{IL}	V _{IL}	X*	5V	5V	Data out
Output disable		V _{IL}	V _{IH}	X*	5V	5V	Floating
Stand-by (Power down)		V _{IH}	X*	X*	5V	5V	Floating
Byte program		V _{IL}	V _{IH}	V _{IL}	12.5V	6V	Data in
Program verify		V _{IL}	V _{IL}	V _{IH}	12.5V	6V	Data out
Page data latch		V _{IH}	V _{IL}	V _{IH}	12.5V	6V	Data in
Page program		V _{IH}	V _{IH}	V _{IL}	12.5V	6V	Floating
Program inhibit		V _{IL}	V _{IL}	V _{IL}	12.5V	6V	Floating
		V _{IL}	V _{IH}	V _{IH}	12.5V	6V	
		V _{IH}	V _{IL}	V _{IL}	12.5V	6V	
		V _{IH}	V _{IH}	V _{IH}	12.5V	6V	

* : X can be either V_{IL} or V_{IH}.

ABSOLUTE MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Conditions	Ratings	Unit
V _{I1}	All input or output voltage except V _{PP} -A _S	With respect to Ground	- 0.6~7	V
V _{I2}	V _{PP} supply voltage		- 0.6~14.0	V
V _{I3}	A _S supply voltage		- 0.6~13.5	V
T _{opr}	Operating temperature		- 10~80	°C
T _{stg}	Storage temperature		- 65~125	°C

Note 1: Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or at any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods affects device reliability.

M5M27C201K,JK-10,-12,-15

2097152-BIT(262144-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

READ OPERATION

DC ELECTRICAL CHARACTERISTICS (Ta = 0~70℃, Vcc = 5V ± 10%, Vpp = Vcc, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
ILI	Input leakage current	VIN = 0~VCC			10	μA
ILO	Output leakage current	VOUT = 0~VCC			10	μA
Ipp1	VPP current read/stand-by	VPP = VCC = 5.5V		1	100	μA
ISS1	VCC current stand-by	CE = VIH			1	mA
ISS2		CE = VCC		1	100	μA
Icc1	VCC current Active	CE = OE = VIL, DC, Iout = 0mA			30	mA
Icc2		CE = VIL, f = 10MHz, Iout = 0mA			30	mA
VIL	Input low voltage		- 0.1		0.8	V
VIH	Input high voltage		2.2		VCC + 1	V
VOL	Output low voltage	IOL = 2.1mA			0.45	V
VOH	Output high voltage	IOH = - 400 μA	2.4			V


Note 2 : Typical values are at Ta = 25℃ and nominal supply voltages.

AC ELECTRICAL CHARACTERISTICS (Ta = 0~70℃, Vcc = 5V ± 10%, Vpp = Vcc, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits						Unit
			M5M27C201K-10		M5M27C201K-12		M5M27C201K-15		
			M5M27C201JK-10		M5M27C201JK-12		M5M27C201JK-15		
			Min	Max	Min	Max	Min	Max	
t _a (AD)	Address to output delay	$\overline{CE} = \overline{OE} = V_{IL}$		100		120		150	ns
t _a (CE)	$\overline{CE}$ to output delay	$\overline{OE} = V_{IL}$		100		120		150	ns
t _a (OE)	$\overline{OE}$ to output delay	$\overline{CE} = V_{IL}$		50		60		60	ns
t _{DF}	$\overline{OE}$ high to output float	$\overline{CE} = V_{IL}$	0	45	0	50	0	50	ns
t _{OH}	Output hold from $\overline{CE}$, $\overline{OE}$ or address		0		0		0		ns


Note 3 : VCC must be applied simultaneously VPP and removed simultaneously VPP.

AC WAVEFORMS



Test conditions for A.C. characteristics
Input voltage : VIL = 0.45V , VIH = 2.4V
Input rise and fall times : ≤ 10ns
Reference voltage at timing measurement : 1.5V

Output load : 1TTL gate + CL (100pF)



M5M27C201K,JK-10,-12,-15

**2097152-BIT(262144-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM**

CAPACITANCE

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _{IN}	Input capacitance (Address, $\overline{\text{CE}}$, $\overline{\text{OE}}$, PGM)	T _a = 25 °C, f = 1MHz, V _I = V _O = 0V			15	pF
C _{OUT}	Output capacitance				15	pF

PROGRAM OPERATION**BYTE PROGRAMMING ALGORITHM**

First set V_{CC} = 6V, V_{PP} = 12.5V and then set an address to first address to be programmed. After applying 0.2ms program pulse (PGM) to the address, verify is performed. If the output data of that address is not verified correctly, apply one more 0.2ms program pulse. The programmer continues 0.2ms pulse-then-verify routines until the device verify correctly or twenty five of these pulse-then-verify routines have been completed. The programmer also maintains its total

number of 0.2ms pulse applied to that address in register X. And then applied a program pulse X times of 0.2ms width as an overprogram pulse. When the programming procedure above is finished, step to the next address and repeat this procedure till last address to be programmed. When the entire addresses have been programmed completely, all addresses should be verified with V_{CC} = V_{PP} = 5V.

DC ELECTRICAL CHARACTERISTICS (T_a = 25 ± 5 °C, V_{CC} = 6V ± 0.25V, V_{PP} = 12.5V ± 0.3V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
I _{LI}	Input leakage current	V _{IN} = 0~V _{CC}			10	μA
V _{OL}	Output low voltage (verify)	I _{OL} = 2.1mA			0.45	V
V _{OH}	Output high voltage (verify)	I _{OH} = - 400 μA	2.4			V
V _{IL}	Input low voltage		- 0.1		0.8	V
V _{IH}	Input high voltage		2.2		V _{CC}	V
I _{CC}	V _{CC} supply current				30	mA
I _{PP}	V _{PP} supply current	PGM = V _{IL}			30	mA

AC ELECTRICAL CHARACTERISTICS (T_a = 25 ± 5 °C, V_{CC} = 6V ± 0.25V, V_{PP} = 12.5V ± 0.3V, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{AS}	Address setup time		2			μs
t _{OES}	$\overline{\text{OE}}$ setup time		2			μs
t _{DS}	Data setup time		2			μs
t _{AH}	Address hold time		0			μs
t _{DH}	Data hold time		2			μs
t _{DFP}	Chip enable to output float delay		0		130	ns
t _{VCS}	V _{CC} setup time		2			μs
t _{VPS}	V _{PP} setup time		2			μs
t _{pw}	PGM initial program pulse width		0.19	0.2	0.21	ms
t _{opw}	PGM over program pulse width		0.19		5.25	ms
t _{CES}	$\overline{\text{CE}}$ setup time		2			μs
t _{OE}	Data valid from $\overline{\text{OE}}$				150	ns

Note 4 : V_{CC} must be applied simultaneously V_{PP} and removed simultaneously V_{PP}.

M5M27C201K,JK-10,-12,-15


2097152-BIT(262144-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

AC WAVEFORMS



Test conditions for A.C. characteristics
Input voltage : $V_{IL} = 0.45V$, $V_{IH} = 2.4V$
Input rise and fall times : $\leq 20ns$
Reference voltage at timing measurement Input, Output
"L" = 0.8V, "H" = 2V.

BYTE PROGRAMMING ALGORITHM
FLOW CHART



*4.5V ≤ VCC = VPP ≤ 5.5V




M5M27C201K,JK-10,-12,-15

2097152-BIT(262144-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

PAGE PROGRAMMING ALGORITHM

First set $V_{CC} = 6V$, $V_{PP} = 12.5V$ and then set an address to first page address to be programmed. After data of 4 bytes are latched, these latch data are programmed simultaneously by applying 0.2ms program pulse. Then a verify is performed. If each output data is not verified correctly, apply one more 0.2ms program pulse. The programmer continues 0.2ms pulse-then-verify routines until each output data is verified correctly or twenty five of these pulse-then-verify routines have been completed. The programmer also maintains its total

number of 0.2ms pulse applied to that page addresses in register X. And then applied a program pulse X times of 0.2 ms width as an overprogram pulse. When the programming procedure above is finished, step to the next page address and repeat this procedure till last page address to be programmed. When the entire page addresses have been programmed completely, all addresses should be verified with $V_{CC} = V_{PP} = 5V$.

PAGE PROGRAMMING ALGORITHM
FLOW CHART* $4.5V \leq V_{CC} = V_{PP} \leq 5.5V$

M5M27C201K,JK-10,-12,-15

2097152-BIT(262144-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

DC ELECTRICAL CHARACTERISTICS (Ta = 25 ± 5°C, Vcc = 6V ± 0.25V, Vpp = 12.5V ± 0.3V, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
ILI	Input leakage current	VIN = 0~Vcc			10	μA
Vol	Output low voltage (verify)	IOL = 2.1mA			0.45	V
VOH	Output high voltage (verify)	IOH = -400 μA	2.4			V
VIL	Input low voltage		-0.1		0.8	V
VIH	Input high voltage		2.2		Vcc	V
ICC	Vcc supply current				30	mA
IPP	Vpp supply current	PGM = VIL			100	mA

AC ELECTRICAL CHARACTERISTICS (Ta = 25 ± 5°C, Vcc = 6V ± 0.25V, Vpp = 12.5V ± 0.3V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
tAS	Address setup time		2			μs
toES	OE setup time		2			μs
tds	Data setup time		2			μs
tAH	Address hold time		0			μs
tAHL			2			μs
tdH	Data hold time		2			μs
tdFP	OE to output float delay		0		130	ns
tvCS	Vcc setup time		2			μs
tvPS	Vpp setup time		2			μs
tpw	PGM initial program pulse width		0.19	0.2	0.21	ms
topw	PGM over program pulse width		0.19		5.25	ms
tCES	CE setup time		2			μs
toE	Data valid from OE				150	ns
tLW	Data latch time		1			μs
tpGMS	PGM setup time		2			μs
tCEH	CE hold time		2			μs
toEH	OE hold time		2			μs

Note 5: Vcc must be applied simultaneously Vpp and removed simultaneously Vpp.

AC WAVEFORMS



M5M27C201K,JK-10,-12,-15

2097152-BIT(262144-WORD BY 8-BIT)
CMOS ERASABLE AND ELECTRICALLY REPROGRAMMABLE ROM

DEVICE IDENTIFIER MODE

The Device Identifier Mode allows the reading of a binary code from the EPROM that identifies the manufacturer and device type.

The EPROM Programmer reads the manufacturer code and the device code and automatically selects the corresponding programming algorithm.

M5M27C201K, JK DEVICE IDENTIFIER CODE

Code	Pin	A ₀ (12)	D ₇ (21)	D ₆ (20)	D ₅ (19)	D ₄ (18)	D ₃ (17)	D ₂ (15)	D ₁ (14)	D ₀ (13)	Hex Data
Manufacturer code	V _{IL}	0	0	0	0	1	1	1	0	0	1C
Device code	V _{IH}	1	0	0	0	0	1	0	1	0	8A

Note 6 : A₉ = 12.0 ± 0.5V
A₁~A₈, A₁₀~A₁₇, $\overline{CE}$, $\overline{OE}$ = V_{IL}, PGM = V_{IH}
V_{CC} = V_{PP} = 5V ± 10 %.