



# Mobile SDRAM

**MT48H16M16LF – 4 Meg x 16 x 4 banks**
**MT48H8M32LF – 2 Meg x 32 x 4 banks**

 For the latest data sheet, refer to Micron's Web site: <http://www.micron.com/products/dram/mobile>

## Features

- Fully synchronous; all signals registered on positive edge of system clock
- VDD = +1.8V ±0.1V, VDDQ = +1.8V ±0.1V
- Internal, pipelined operation; column address can be changed every clock cycle
- Four internal banks for concurrent operation
- Programmable burst lengths: 1, 2, 4, 8, or full page
- Auto precharge, includes concurrent auto precharge
- Auto refresh and self refresh modes
- LVTTL-compatible inputs and outputs
- On-chip temperature sensor to control refresh rate
- Partial array self refresh (PASR)
- Deep power-down (DPD)
- Selectable output drive (DS)
- 64ms refresh period (8,192 rows)

## Options

- VDD/VDDQ
  - 1.8V/1.8V
- Configuration
  - 16 Meg x 16 (4 Meg x 16 x 4 banks) 16M16
  - 8 Meg x 32 (2 Meg x 32 x 4 banks) 8M32
- Plastic Package
  - 54-Ball VFBGA (8mm x 9mm)<sup>1</sup> BF
  - 90-Ball VFBGA (8mm x 13mm)<sup>2</sup> B5
- Timing – Cycle Time
  - 7.5ns @ CL = 3 -75
  - 8ns @ CL = 3 -8
  - 10ns @ CL = 3 -10
- Operating Temperature Range
  - Commercial (0° to +70°C) None
  - Industrial (-40°C to +85°C) IT

## Marking

**Table 1: Addressing**

|                   | 16 Meg x 16          | 8 Meg x 32           |
|-------------------|----------------------|----------------------|
| Configuration     | 4 Meg x 16 x 4 banks | 2 Meg x 32 x 4 banks |
| Refresh Count     | 8K                   | 8K                   |
| Row Addressing    | 8K (A0-A12)          | 8K (A0-A12)          |
| Bank Addressing   | 4 (BA0, BA1)         | 4 (BA0, BA1)         |
| Column Addressing | 512K (A0-A8)         | 256 (A0-A7)          |

**Table 2: Key Timing Parameters**

| Speed Grade | Clock Rate |        |         | Access Time at CL3 | Data Setup Time | Data Hold Time |
|-------------|------------|--------|---------|--------------------|-----------------|----------------|
|             | CL = 1     | CL = 2 | CL = 3  |                    |                 |                |
| -75         | -          | 111    | 133 MHz | 6ns                | 1.5ns           | 1ns            |
| -8          | 50         | 111    | 125 MHz | 7ns                | 2.5ns           | 1ns            |
| -10         | 40         | 83     | 104 MHz | 7ns                | 2.5ns           | 1ns            |

Notes: 1. Only available for x16 configuration.

2. Only available for x32 configuration.



**256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM**  
**Table of Contents**

**Table of Contents**

Features ..... 1

    Options ..... 1

    Marking ..... 1

General Description ..... 5

Ball Assignment ..... 8

Ball Descriptions ..... 10

Electrical Specifications ..... 12

    Absolute Maximum Ratings ..... 12

Notes ..... 17



**256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM**  
**List of Figures**

**List of Figures**

Figure 1: Functional Block Diagram: 16 Meg x 16 SDRAM .....6

Figure 2: Functional Block Diagram: 8 Meg x 32 SDRAM .....7

Figure 3: 54-Ball FBGA (Top View) – 8 mm x 9 mm .....8

Figure 4: 90-Ball VFBGA (Top View) – 8 mm x 13mm .....9



256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM  
List of Tables

List of Tables

Table 1: Addressing .....1

Table 2: Key Timing Parameters .....1

Table 3: 256Mb Mobile SDRAM Part Numbers .....5

Table 4: VFBGA Ball Descriptions.....10

Table 6: DC Electrical Characteristics and Operating Conditions.....12

Table 7: Electrical Characteristics and Recommended AC Operating Conditions .....13

Table 8: AC Functional Characteristics .....14

Table 9: IDD Specifications and Conditions x16 .....14

Table 10: IDD Specifications and Conditions x32 .....15

Table 11: IDD7 – Self Refresh Current Options.....16

Table 12: Capacitance .....16



## 256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM General Description

**Table 1: 256Mb Mobile SDRAM Part Numbers**

xx = -75, -8, or -10

| Part Number         | Configuration | I/O Drive Level    | Temperature Option |
|---------------------|---------------|--------------------|--------------------|
| MT48H16M16LFBF-xx   | 16 Meg x 16   | Programmable Drive | 0°C to +70°C       |
| MT48H16M16LFBF-xxIT | 16 Meg x 16   | Programmable Drive | -40°C to +85°C     |
| MT48H8M32LFB5-xx    | 8 Meg x 32    | Programmable Drive | 0°C to +70°C       |
| MT48H8M32LFB5-xxIT  | 8 Meg x 32    | Programmable Drive | -40°C to +85°C     |

### General Description

The Micron® 256Mb Mobile SDRAM is a high-speed CMOS, dynamic random-access memory containing 268,435,456-bits. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x16's 67,108,864-bit banks is organized as 8,192 rows by 512K columns by 16 bits. Each of the x32's 67,108,864-bit banks is organized as 8,192 rows by 256 columns by 32 bits.

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0–A12 select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

The SDRAM provides for programmable read or write burst lengths of 1, 2, 4, 8, or 16 locations, or full page, with a read burst terminate option. An auto precharge function can be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence.

The 256 Mb SDRAM uses an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the  $2n$  rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless high-speed, random-access operation.


The 256Mb SDRAM is designed to operate in 1.8V low-power memory systems. An auto refresh mode is provided, along with a power-saving deep power-down mode. All inputs and outputs are LVTTL-compatible.

SDRAMs offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks in order to hide precharge time, and the capability to randomly change column addresses on each clock cycle during a burst access.



256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM  
General Description


Figure 1: Functional Block Diagram: 16 Meg x 16 SDRAM





# 256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM General Description

**Figure 2: Functional Block Diagram: 8 Meg x 32 SDRAM**






256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM  
Ball Assignment

Ball Assignment

Figure 3: 54-Ball FBGA (Top View) – 8mm x 9mm





# 256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM Ball Assignment

**Figure 4: 90-Ball VFBGA (Top View) – 8mm x 13mm**

|   | 1    | 2    | 3    | 4 | 5 | 6 | 7    | 8    | 9    |
|---|------|------|------|---|---|---|------|------|------|
| A | DQ26 | DQ24 | Vss  |   |   |   | Vdd  | DQ23 | DQ21 |
| B | DQ28 | VddQ | VssQ |   |   |   | VddQ | VssQ | DQ19 |
| C | VssQ | DQ27 | DQ25 |   |   |   | DQ22 | DQ20 | VddQ |
| D | VssQ | DQ29 | DQ30 |   |   |   | DQ17 | DQ18 | VddQ |
| E | VddQ | DQ31 | NC   |   |   |   | NC   | DQ16 | VssQ |
| F | Vss  | DQM3 | A3   |   |   |   | A2   | DQM2 | Vdd  |
| G | A4   | A5   | A6   |   |   |   | A10  | A0   | A1   |
| H | A7   | A8   | A12  |   |   |   | NC   | BA1  | A11  |
| J | CLK  | CKE  | A9   |   |   |   | BA0  | CS#  | RAS# |
| K | DQM1 | NC   | NC   |   |   |   | CAS# | WE#  | DQM0 |
| L | VddQ | DQ8  | Vss  |   |   |   | Vdd  | DQ7  | VssQ |
| M | VssQ | DQ10 | DQ9  |   |   |   | DQ6  | DQ5  | VddQ |
| N | VssQ | DQ12 | DQ14 |   |   |   | DQ1  | DQ3  | VddQ |
| P | DQ11 | VddQ | VssQ |   |   |   | VddQ | VssQ | DQ4  |
| R | DQ13 | DQ15 | Vss  |   |   |   | Vdd  | DQ0  | DQ2  |



## 256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM Ball Descriptions

### Ball Descriptions

**Table 2: VFBGA Ball Descriptions**

| 54-Ball VFBGA                                      | 90-Ball VFBGA                                               | Symbol                | Type  | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|----------------------------------------------------|-------------------------------------------------------------|-----------------------|-------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| F2                                                 | J1                                                          | CLK                   | Input | Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on the positive edge of CLK. CLK also increments the internal burst counter and controls the output registers.                                                                                                                                                                                                                                                                                                                                                                                                 |
| F3                                                 | J2                                                          | CKE                   | Input | Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. Deactivating the clock provides PRECHARGE POWER-DOWN and SELF REFRESH operation (all banks idle), ACTIVE POWER-DOWN (row active in any bank), DEEP POWER-DOWN (all banks idle), or CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous except after the device enters power-down and self refresh modes, where CKE becomes asynchronous until after exiting the same mode. The input buffers, including CLK, are disabled during power-down and self refresh modes, providing low standby power. |
| G9                                                 | J8                                                          | CS#                   | Input | Chip Select: CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external bank selection on systems with multiple banks. CS# is considered part of the command code.                                                                                                                                                                                                                                                                                                                      |
| F7, F8, F9                                         | J9, K7, K8                                                  | RAS#, CAS#, WE#       | Input | Command Inputs: RAS#, CAS#, and WE# (along with CS#) define the command being entered.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |
| E8, F1                                             | K9, K1, F8, F2                                              | DQM0–DQM3, LDQM, UDQM | Input | Input/Output Mask: DQM is sampled HIGH and is an input mask signal for write accesses and an output enable signal for read accesses. Input data is masked during a WRITE cycle. The output buffers are placed in a High-Z state (two-clock latency) when during a READ cycle. For the x16, LDQM corresponds to DQ0-DQ7 and UDQM corresponds to DQ8-DQ16. For the x32, DQM0 corresponds to DQ0-DQ7, DQM1 corresponds to DQ8-DQ15, DQM2 corresponds to DQ16-DQ23, and DQM3 corresponds to DQ24-DQ31. DQM0-3 (or LDQM and UDQM if x16) are considered same state when referenced as DQM.        |
| G7, G8                                             | J7, H8                                                      | BA0, BA1              | Input | Bank Address Input(s): BA0 and BA1 define to which bank the ACTIVE, READ, WRITE, or PRECHARGE command is being applied. These balls also provide the op-code during a LOAD MODE REGISTER command. BA0 and BA1 become “don’t care” when registering an ALL-BANK PRECHARGE (A10 high).                                                                                                                                                                                                                                                                                                         |
| H7, H8, J8, J7, J3, J2, H3, H2, H1, G3, H9, G2, G1 | G8, G9, F3, F7, G1, G2, G3, H1, H2, H3, J3, G7, H9, F3, A12 | A0–A12                | Input | Address Inputs: A0–A12 are sampled during the ACTIVE command (row-address A0–A12) and READ/WRITE command [column-address A0–A8 (x32); column-address A0–A9 (x16); with A10 defining auto precharge] to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 HIGH) or bank selected by BA0, BA1. The address inputs also provide the op-code during a LOAD MODE REGISTER command.                                                                                                |



## 256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM Ball Descriptions

**Table 2: VFBGA Ball Descriptions (Continued)**

| 54-Ball VFBGA                                                  | 90-Ball VFBGA                                                                                                                  | Symbol   | Type   | Description                                                                                                |
|----------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------|----------|--------|------------------------------------------------------------------------------------------------------------|
| A8, B9, B8, C9, C8, D9, D8, E9, E1, D2, D1, C2, C1, B2, B1, A2 | R8, N7, R9, N8, P9, M8, M7, L8, L2, M3, M2, P1, N2, R1, N3, R2, E8, D7, D8, B9, C8, A9, C7, A8, A2, C3, A1, C2, B1, D2, D3, E2 | DQ0–DQ31 | I/O    | Data Input/Output: Data bus.                                                                               |
| E2                                                             | E3, E7, H7, K2, K3                                                                                                             | NC       | –      | Internally Not Connected: These could be left unconnected, but it is recommended they be connected to Vss. |
| A7, B3, C7, D3                                                 | B2, B7, C9, D9, E1, L1, M9, N9, P2, P7                                                                                         | VDDQ     | Supply | DQ Power: Provide isolated power to DQ for improved noise immunity.                                        |
| A3, B7, C3, D7                                                 | B8, B3, C1, D1, E9, L9, M1, N1, P3, P8                                                                                         | VssQ     | Supply | DQ Ground: Provide isolated ground to DQ for improved noise immunity.                                      |
| A9, E7, J9                                                     | A7, F9, L7, R7                                                                                                                 | VDD      | Supply | Core Power Supply.                                                                                         |
| A1, E3, J1                                                     | A3, F1, L3, R3                                                                                                                 | Vss      | Supply | Ground.                                                                                                    |



## 256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM Electrical Specifications

### Electrical Specifications

#### Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Table 3: Absolute Maximum Ratings**

| Voltage/Temperature                 | Min   | Max   | Units |
|-------------------------------------|-------|-------|-------|
| Voltage on VDD/VDDQ supply          |       |       |       |
| Relative to Vss (1.8V)              | -0.35 | +2.8  | V     |
| Voltage on inputs, NC, or I/O balls |       |       |       |
| Relative to Vss (1.8V)              | -0.35 | +2.8  | V     |
| Operating temperature               |       |       |       |
| T <sub>A</sub> (Commercial)         | 0°    | +70°  | C     |
| T <sub>A</sub> (Industrial)         | -40°  | +85°  | C     |
| Storage temperature                 |       |       |       |
| Plastic                             | -55°  | +150° | C     |

**Table 4: DC Electrical Characteristics and Operating Conditions**

Note 1, 5, 6 apply to the following parameters; notes appear on page 19.

| Parameter/Condition                                                                                 | Symbol          | Min        | Max        | Units | Notes |
|-----------------------------------------------------------------------------------------------------|-----------------|------------|------------|-------|-------|
| Supply voltage                                                                                      | VDD             | 1.7        | 1.9        | V     |       |
| I/O supply voltage                                                                                  | VDDQ            | 1.7        | 1.9        | V     |       |
| Input high voltage: Logic 1; All inputs                                                             | V <sub>IH</sub> | 0.8 x VDDQ | VDDQ + 0.3 | V     | 22    |
| Input low voltage: Logic 0; All inputs                                                              | V <sub>IL</sub> | -0.3       | +0.3       | V     | 22    |
| Output high voltage: All inputs: I <sub>out</sub> = -4mA                                            | V <sub>OH</sub> | 0.9 x VDDQ | –          | V     |       |
| Output low voltage: All inputs: I <sub>out</sub> = 4mA                                              | V <sub>OL</sub> | –          | 0.2        | V     |       |
| Input leakage current:<br>Any input 0V ≤ V <sub>IN</sub> ≤ VDD (All other pins not under test = 0V) | I <sub>I</sub>  | -1.0       | 1.0        | μA    |       |
| Output leakage current: DQ are disabled; 0V ≤ V <sub>OUT</sub> ≤ VDDQ                               | I <sub>oz</sub> | 5          | 5          | μA    |       |



## 256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM Electrical Specifications

**Table 5: Electrical Characteristics and Recommended AC Operating Conditions**

Notes 5, 6, 8, 9, 11 apply to the following parameters; notes appear on page 19

| AC Characteristics                                   |        |                | -75           |         | -8          |         | -10         |         | Units | Notes |
|------------------------------------------------------|--------|----------------|---------------|---------|-------------|---------|-------------|---------|-------|-------|
| Parameter                                            |        | Symbol         | Min           | Max     | Min         | Max     | Min         | Max     |       |       |
| Access time from CLK (pos. edge)                     | CL = 3 | $t_{AC}^{(3)}$ |               | 5.4     |             | 7       |             | 7       | ns    | 9     |
|                                                      | CL = 2 | $t_{AC}^{(2)}$ |               | 6       |             | 8       |             | 8       | ns    | 9     |
|                                                      | CL = 1 | $t_{AC}^{(1)}$ | -             | -       |             | 19      |             | 22      | ns    | 9     |
| Address hold time                                    |        | $t_{AH}$       | 0.8           |         | 1           |         | 1           |         | ns    |       |
| Address setup time                                   |        | $t_{AS}$       | 1.5           |         | 2.0         |         | 2.5         |         | ns    |       |
| CLK high-level width                                 |        | $t_{CH}$       | 3             |         | 3           |         | 3           |         | ns    |       |
| CLK low-level width                                  |        | $t_{CL}$       | 3             |         | 3           |         | 3           |         | ns    |       |
| Clock cycle time                                     | CL = 3 | $t_{CK}^{(3)}$ | 7.5           |         | 8           |         | 9.6         |         | ns    | 23    |
|                                                      | CL = 2 | $t_{CK}^{(2)}$ | TBD           | -       | TBD         | -       | TBD         | -       | ns    | 23    |
|                                                      | CL = 1 | $t_{CK}^{(1)}$ | -             | -       | -           | -       | TBD         | -       | ns    |       |
| CKE hold time                                        |        | $t_{CKH}$      | 0.8           |         | 1           |         | 1           |         | ns    |       |
| CKE setup time                                       |        | $t_{CKS}$      | 1.5           |         | 2.5         |         | 2.5         |         | ns    |       |
| CS#, RAS#, CAS#, WE#, DQM hold time                  |        | $t_{CMH}$      | 0.8           |         | 1           |         | 1           |         | ns    |       |
| CS#, RAS#, CAS#, WE#, DQM setup time                 |        | $t_{CMS}$      | 1.5           |         | 2.5         |         | 2.5         |         | ns    |       |
| Data-in hold time                                    |        | $t_{DH}$       | 0.8           |         | 1           |         | 1           |         | ns    |       |
| Data-in setup time                                   |        | $t_{DS}$       | 1.5           |         | 2.5         |         | 2.5         |         | ns    |       |
| Data-out high impedance time                         | CL = 3 | $t_{HZ}^{(3)}$ |               | 5.4     |             | 7       |             | 7       | ns    | 10    |
|                                                      | CL = 2 | $t_{HZ}^{(2)}$ |               | 6.5     |             | 8       |             | 8       | ns    | 10    |
|                                                      | CL = 1 | $t_{HZ}^{(1)}$ |               | -       |             | -19     |             | 22      | ns    | 10    |
| Data-out low impedance time                          |        | $t_{LZ}$       | 1             |         | 1           |         | 1           |         | ns    |       |
| Data-out hold time (load)                            |        | $t_{OH}$       | 2.5           |         | 2.5         |         | 2.5         |         | ns    |       |
| Data-out hold time (no load)                         |        | $t_{OHn}$      | 1.8           |         | 1.8         |         | 1.8         |         | ns    | 27    |
| ACTIVE to PRECHARGE command                          |        | $t_{RAS}$      | 45            | 120,000 | 48          | 120,000 | 50          | 120,000 | ns    |       |
| ACTIVE to ACTIVE command period                      |        | $t_{RC}$       | 75            |         | 80          |         | 100         |         | ns    |       |
| ACTIVE to READ or WRITE delay                        |        | $t_{RCD}$      | 22.5          |         | 24          |         | 30          |         | ns    |       |
| Refresh period (8,192 rows)                          |        | $t_{REF}$      |               | 64      |             | 64      |             | 64      | ms    |       |
| AUTO REFRESH period                                  |        | $t_{RFC}$      | 75            |         | 80          |         | 100         |         | ns    |       |
| PRECHARGE command period                             |        | $t_{RP}$       | 22.5          |         | 24          |         | 30          |         | ns    |       |
| ACTIVE bank <i>a</i> to ACTIVE bank <i>b</i> command |        | $t_{RRD}$      | 15            |         | 16          |         | 20          |         | ns    |       |
| Transition time                                      |        | $t_T$          | 0.3           | 1.2     | 0.5         | 1.2     | 0.5         | 1.2     | ns    | 7     |
| WRITE recovery time                                  |        | $t_{WR}^{(a)}$ | 1 CLK + 7.5ns |         | 1 CLK + 7ns |         | 1 CLK + 5ns |         | -     | 24    |
|                                                      |        | $t_{WR}^{(m)}$ | 15            |         | 15          |         | 15          |         | ns    | 25    |
| Exit SELF REFRESH to ACTIVE command                  |        | $t_{XSR}$      | 75            |         | 80          |         | 100         |         | ns    | 20    |



## 256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM Electrical Specifications

**Table 6: AC Functional Characteristics**

Notes 5, 6, 7, 8, 9, 11 apply to the following parameters; notes appear on page 19

| Parameter                                               | Symbol              | -75 | -8 | -10 | Units    | Notes  |
|---------------------------------------------------------|---------------------|-----|----|-----|----------|--------|
| READ/WRITE command to READ/WRITE command                | $t_{CCD}$           | 1   | 1  | 1   | $t_{CK}$ | 17     |
| CKE to clock disable or power-down entry mode           | $t_{CKED}$          | 1   | 1  | 1   | $t_{CK}$ | 14     |
| CKE to clock enable or power-down exit setup mode       | $t_{PED}$           | 1   | 1  | 1   | $t_{CK}$ | 14     |
| DQM to input data delay                                 | $t_{DQD}$           | 0   | 0  | 0   | $t_{CK}$ | 17     |
| DQM to data mask during WRITES                          | $t_{DQM}$           | 0   | 0  | 0   | $t_{CK}$ | 17     |
| DQM to data high impedance during READs                 | $t_{DQZ}$           | 2   | 2  | 2   | $t_{CK}$ | 17     |
| WRITE command to input data delay                       | $t_{DWD}$           | 0   | 0  | 0   | $t_{CK}$ | 17     |
| Data-in to ACTIVE command                               | $t_{DAL}$           | 5   | 5  | 5   | $t_{CK}$ | 15, 21 |
| Data-in to PRECHARGE command                            | $t_{DPL}$           | 2   | 2  | 2   | $t_{CK}$ | 16, 21 |
| Last data-in to burst STOP command                      | $t_{BDL}$           | 1   | 1  | 1   | $t_{CK}$ | 17     |
| Last data-in to new READ/WRITE command                  | $t_{CDL}$           | 1   | 1  | 1   | $t_{CK}$ | 17     |
| Last data-in to PRECHARGE command                       | $t_{RDL}$           | 2   | 2  | 2   | $t_{CK}$ | 16, 21 |
| LOAD MODE REGISTER command to ACTIVE or REFRESH command | $t_{MRD}$           | 2   | 2  | 2   | $t_{CK}$ | 26     |
| Data-out to high impedance from PRECHARGE command       | CL = 3 $t_{ROH(3)}$ | 3   | 3  | 3   | $t_{CK}$ | 17     |
|                                                         | CL = 2 $t_{ROH(2)}$ | 2   | 2  | 2   | $t_{CK}$ | 17     |
|                                                         | CL = 1 $t_{ROH(2)}$ | -   | 1  | 1   | $t_{CK}$ | 17     |



## 256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM Electrical Specifications

**Table 7: IDD Specifications and Conditions (x16)**

Notes 1, 5, 6, 11, 13 apply to the following parameters; notes appear on page 19

| Parameter/Condition                                                                                                                                                                                                                                  | Symbol                                    | Max   |     |     | Unit | Notes         |                       |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------------------|-------|-----|-----|------|---------------|-----------------------|
|                                                                                                                                                                                                                                                      |                                           | -75   | -8  | -10 |      |               |                       |
| <b>Operating one bank active-precharge current:</b><br>t <sup>RC</sup> = t <sup>RC</sup> (MIN); t <sup>CK</sup> = t <sup>CK</sup> (MIN); CKE is HIGH;<br>CS is HIGH between valid commands; Address inputs are switching; Data bus inputs are stable | IDD1                                      | 65    | 60  | 55  | mA   | 3, 18, 19, 28 |                       |
| <b>Precharge power-down standby current:</b><br>All banks idle, CKE is LOW; CS is HIGH, t <sup>CK</sup> = t <sup>CK</sup> (MIN); Address and control inputs are switching; Data bus inputs are stable                                                | IDD2P                                     | 500   | 500 | 500 | μA   |               |                       |
| <b>Precharge power-down standby current with clock stopped:</b><br>All banks idle; CKE is LOW; CS is HIGH, CK = LOW;<br>Address and control inputs are switching; Data bus inputs are stable                                                         | IDD2PS                                    | 500   | 500 | 500 | μA   |               |                       |
| <b>Precharge non power-down standby current:</b><br>All banks idle CKE = HIGH; CS = HIGH; t <sup>CK</sup> = t <sup>CK</sup> (MIN);<br>Address and control inputs are switching; Data bus inputs are stable                                           | IDD2N                                     | 15    | 10  | 10  | mA   | 28            |                       |
| <b>Precharge non power-down standby current: clock stopped</b><br>All banks idle, CKE = HIGH; CS = HIGH; CK = LOW;<br>Address and control inputs are switching; Data bus inputs are stable                                                           | IDD2NS                                    | 5     | 5   | 5   | mA   |               |                       |
| <b>Active power-down standby current:</b><br>One bank active, CKE = LOW; CS = HIGH; t <sup>CK</sup> = t <sup>CK</sup> (MIN);<br>Address and control inputs are switching; Data bus inputs are stable                                                 | IDD3P                                     | 5     | 5   | 5   | mA   |               |                       |
| <b>Active power-down standby current: clock stopped</b><br>One bank active, CKE = LOW; CS = HIGH; CK = LOW;<br>Address and control inputs are switching; Data bus inputs are stable                                                                  | IDD3PS                                    | 3     | 3   | 3   | mA   |               |                       |
| <b>Active non power-down standby:</b><br>One bank active, CKE = HIGH; CS = HIGH; t <sup>CK</sup> = t <sup>CK</sup> (MIN);<br>Address and control inputs are switching; Data bus inputs are stable                                                    | IDD3N                                     | 20    | 15  | 15  | mA   |               |                       |
| <b>Active non-power-down standby: clock stopped</b><br>One bank active, CKE = HIGH; CS = HIGH; CK = LOW;<br>Address and control inputs are switching; Data bus inputs are stable                                                                     | IDD3NS                                    | 10    | 10  | 10  | mA   | 3, 12, 19, 28 |                       |
| <b>Operating burst read:</b><br>One bank active; BL = 4; CL = 3; t <sup>CK</sup> = t <sup>CK</sup> (MIN); Continuous read bursts; IOUT = 0mA; Address inputs are switching; 50% data changing each burst                                             | IDD4R                                     | 95    | 90  | 90  | mA   | 3, 18, 19, 28 |                       |
| <b>Operating burst write:</b><br>One bank active; BL = 4; t <sup>CK</sup> = t <sup>CK</sup> (MIN); continuous WRITE bursts; Address inputs are switching; 50% data changing each burst                                                               | IDD4W                                     | 100   | 90  | 90  | mA   | 3, 18, 19, 28 |                       |
| <b>Auto refresh:</b><br>Burst refresh; CKE = HIGH<br>Address and control inputs are switching; Data bus inputs are stable                                                                                                                            | t <sup>RCF</sup> = t <sup>RCF</sup> (MIN) | IDD5  | 55  | 50  | 45   | mA            | 3, 12, 18, 19, 28, 29 |
|                                                                                                                                                                                                                                                      | t <sup>RCF</sup> = 7.8125μs               | IDD5a | 3   | 3   | 3    |               |                       |
| Deep power-down                                                                                                                                                                                                                                      | Izz                                       | 10    | 10  | 10  | μA   |               |                       |



## 256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM Electrical Specifications

**Table 8: I<sub>DD7</sub> - Self Refresh Current Options (x16)**

Note 4 applies to the following parameters; notes appear on page 19

| Parameter/Condition                                                                                                                    |                  | Symbol           | Max |    |     | Unit | Notes |
|----------------------------------------------------------------------------------------------------------------------------------------|------------------|------------------|-----|----|-----|------|-------|
|                                                                                                                                        |                  |                  | -75 | -8 | -10 |      |       |
| <b>Self refresh</b><br>CKE = LOW; $t_{CK} = t_{CK}(\text{MIN})$ ;<br>Address and control inputs are stable; Data bus inputs are stable | Full Array, 85°C | I <sub>DD7</sub> | TBD |    |     | μA   | 4     |
|                                                                                                                                        | Full Array, 70°C | I <sub>DD7</sub> | TBD |    |     | μA   | 4     |
|                                                                                                                                        | Full Array, 45°C | I <sub>DD7</sub> | TBD |    |     | μA   | 4     |
|                                                                                                                                        | Full Array, 15°C | I <sub>DD7</sub> | TBD |    |     | μA   | 4     |
|                                                                                                                                        | Half Array, 85°C | I <sub>DD7</sub> | TBD |    |     | μA   | 4     |
|                                                                                                                                        | Half Array, 70°C | I <sub>DD7</sub> | TBD |    |     | μA   | 4     |
|                                                                                                                                        | Half Array, 45°C | I <sub>DD7</sub> | TBD |    |     | μA   | 4     |
|                                                                                                                                        | Half Array, 15°C | I <sub>DD7</sub> | TBD |    |     | μA   | 4     |
|                                                                                                                                        | 1/4 Array, 85°C  | I <sub>DD7</sub> | TBD |    |     | μA   | 4     |
|                                                                                                                                        | 1/4 Array, 70°C  | I <sub>DD7</sub> | TBD |    |     | μA   | 4     |
|                                                                                                                                        | 1/4 Array, 45°C  | I <sub>DD7</sub> | TBD |    |     | μA   | 4     |
|                                                                                                                                        | 1/4 Array, 15°C  | I <sub>DD7</sub> | TBD |    |     | μA   | 4     |
|                                                                                                                                        | 1/8 Array, 85°C  | I <sub>DD7</sub> | TBD |    |     | μA   | 4     |
|                                                                                                                                        | 1/8 Array, 70°C  | I <sub>DD7</sub> | TBD |    |     | μA   | 4     |
|                                                                                                                                        | 1/8 Array, 45°C  | I <sub>DD7</sub> | TBD |    |     | μA   | 4     |
|                                                                                                                                        | 1/8 Array, 15°C  | I <sub>DD7</sub> | TBD |    |     | μA   | 4     |
|                                                                                                                                        | 1/16 Array, 85°C | I <sub>DD7</sub> | TBD |    |     | μA   | 4     |
|                                                                                                                                        | 1/16 Array, 70°C | I <sub>DD7</sub> | TBD |    |     | μA   | 4     |
|                                                                                                                                        | 1/16 Array, 45°C | I <sub>DD7</sub> | TBD |    |     | μA   | 4     |
|                                                                                                                                        | 1/16 Array, 15°C | I <sub>DD7</sub> | TBD |    |     | μA   | 4     |



## 256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM Electrical Specifications

**Table 9: IDD Specifications and Conditions (x32)**

Notes: 3, 4, 12, 18, 19, 28, 29; notes appear on pages 19

| Parameter/Condition                                                                                                                                                                                                                     | Symbol                          | Max |     |     | Unit          | Notes                 |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|---------------------------------|-----|-----|-----|---------------|-----------------------|
|                                                                                                                                                                                                                                         |                                 | -75 | -8  | -10 |               |                       |
| <b>Operating one bank active-precharge current:</b><br>$t_{RFC} = t_{RFC}(\text{MIN})$ ; $t_{CK} = t_{CK}(\text{MIN})$ ; CKE is HIGH;<br>CS is HIGH between valid commands; Address inputs are switching;<br>Data bus inputs are stable | IDD1                            | 65  | 60  | 55  | mA            | 3, 18, 19, 28         |
|                                                                                                                                                                                                                                         |                                 |     |     |     | mA            |                       |
| <b>Precharge power-down standby current:</b><br>All banks idle, CKE is LOW; CS is HIGH, $t_{CK} = t_{CK}(\text{MIN})$ ; Address and control inputs are switching; Data bus inputs are stable                                            | IDD2P                           | 500 | 500 | 500 | $\mu\text{A}$ |                       |
| <b>Precharge power-down standby current with clock stopped:</b><br>All banks idle; CKE is LOW; CS is HIGH, CK = LOW;<br>Address and control inputs are switching; Data bus inputs are stable                                            | IDD2PS                          | 500 | 500 | 500 | $\mu\text{A}$ |                       |
| <b>Precharge non-power-down standby current:</b><br>All banks idle CKE = HIGH; CS = HIGH; $t_{CK} = t_{CK}(\text{MIN})$ ;<br>Address and control inputs are switching; Data bus inputs are stable                                       | IDD2N                           | 15  | 10  | 10  | mA            | 28                    |
| <b>Precharge non-power-down standby current: clock stopped</b><br>All banks idle, CKE = HIGH; CS = HIGH; CK = LOW;<br>Address and control inputs are switching; Data bus inputs are stable                                              | IDD2NS                          | 5   | 5   | 5   | mA            |                       |
| <b>Active power-down standby current:</b><br>One bank active, CKE = LOW; CS = HIGH; $t_{CK} = t_{CK}(\text{MIN})$ ;<br>Address and control inputs are switching; Data bus inputs are stable                                             | IDD3P                           | 5   | 5   | 5   | mA            |                       |
| <b>Active power-down standby current: clock stopped</b><br>One bank active, CKE = LOW; CS = HIGH; CK = LOW;<br>Address and control inputs are switching; Data bus inputs are stable                                                     | IDD3PS                          | 3   | 3   | 3   | mA            |                       |
| <b>Active non-power-down standby:</b><br>One bank active, CKE = HIGH; CS = HIGH; $t_{CK} = t_{CK}(\text{MIN})$ ;<br>Address and control inputs are switching; Data bus inputs are stable                                                | IDD3N                           | 20  | 15  | 15  | mA            |                       |
| <b>Active non-power-down standby: clock stopped</b><br>One bank active, CKE = HIGH; CS = HIGH; CK = LOW;<br>Address and control inputs are switching; Data bus inputs are stable                                                        | IDD3NS                          | 10  | 10  | 10  | mA            | 3, 12, 19, 28         |
| <b>Operating burst read:</b><br>One bank active; BL = 4; CL = 3; $t_{CK} = t_{CK}(\text{MIN})$ ; Continuous read bursts; IOUT = 0mA; Address inputs are switching; 50% data changing each burst                                         | IDD4R                           | 120 | 115 | 110 | mA            | 3, 18, 19, 28         |
| <b>Operating burst write:</b><br>One bank active; BL = 4; $t_{CK} = t_{CK}(\text{MIN})$ ; continuous WRITE bursts; Address inputs are switching; 50% data changing each burst                                                           | IDD4W                           | 120 | 115 | 110 | mA            | 3, 18, 19, 28         |
| <b>Auto refresh:</b><br>Burst refresh; CKE = HIGH<br>Address and control inputs are switching; Data bus inputs are stable                                                                                                               | $t_{RFC} = t_{RFC}(\text{MIN})$ | 55  | 50  | 45  | mA            | 3, 12, 18, 19, 28, 29 |
|                                                                                                                                                                                                                                         | $t_{RFC} = 7.8125\mu\text{s}$   | 3   | 3   | 3   | mA            |                       |
| Deep power-down                                                                                                                                                                                                                         | Izz                             | 10  | 10  | 10  | $\mu\text{A}$ |                       |



## 256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM Electrical Specifications

**Table 10: IDD7 - Self Refresh Current Options (x32)**

Note 4 applies to the following parameters; notes appear on pages 19

| Parameter/Condition                                                                                                                 |                  | Symbol | Max |    |     | Unit | Notes |
|-------------------------------------------------------------------------------------------------------------------------------------|------------------|--------|-----|----|-----|------|-------|
|                                                                                                                                     |                  |        | -75 | -8 | -10 |      |       |
| <b>Self refresh</b><br>CKE = LOW; $t_{CK} = t_{CK} (MIN)$ ;<br>Address and control inputs are stable;<br>Data bus inputs are stable | Full Array, 85°C | IDD7   | TBD |    |     | μA   | 4     |
|                                                                                                                                     | Full Array, 70°C | IDD7   | TBD |    |     | μA   | 4     |
|                                                                                                                                     | Full Array, 45°C | IDD7   | TBD |    |     | μA   | 4     |
|                                                                                                                                     | Full Array, 15°C | IDD7   | TBD |    |     | μA   | 4     |
|                                                                                                                                     | Half Array, 85°C | IDD7   | TBD |    |     | μA   | 4     |
|                                                                                                                                     | Half Array, 70°C | IDD7   | TBD |    |     | μA   | 4     |
|                                                                                                                                     | Half Array, 45°C | IDD7   | TBD |    |     | μA   | 4     |
|                                                                                                                                     | Half Array, 15°C | IDD7   | TBD |    |     | μA   | 4     |
|                                                                                                                                     | 1/4 Array, 85°C  | IDD7   | TBD |    |     | μA   | 4     |
|                                                                                                                                     | 1/4 Array, 70°C  | IDD7   | TBD |    |     | μA   | 4     |
|                                                                                                                                     | 1/4 Array, 45°C  | IDD7   | TBD |    |     | μA   | 4     |
|                                                                                                                                     | 1/4 Array, 15°C  | IDD7   | TBD |    |     | μA   | 4     |
|                                                                                                                                     | 1/8 Array, 85°C  | IDD7   | TBD |    |     | μA   | 4     |
|                                                                                                                                     | 1/8 Array, 70°C  | IDD7   | TBD |    |     | μA   | 4     |
|                                                                                                                                     | 1/8 Array, 45°C  | IDD7   | TBD |    |     | μA   | 4     |
|                                                                                                                                     | 1/8 Array, 15°C  | IDD7   | TBD |    |     | μA   | 4     |
|                                                                                                                                     | 1/16 Array, 85°C | IDD7   | TBD |    |     | μA   | 4     |
|                                                                                                                                     | 1/16 Array, 70°C | IDD7   | TBD |    |     | μA   | 4     |
|                                                                                                                                     | 1/16 Array, 45°C | IDD7   | TBD |    |     | μA   | 4     |
|                                                                                                                                     | 1/16 Array, 15°C | IDD7   | TBD |    |     | μA   | 4     |

**Table 11: Capacitance**


Note 2 applies to the following parameters; otes appear on page 19

| Parameter                                     | Symbol | Min | Max | Units |
|-----------------------------------------------|--------|-----|-----|-------|
| Input capacitance: CLK                        | CI1    | 1.5 | 3.0 | pF    |
| Input capacitance: All other input-only balls | CI2    | 1.5 | 3.5 | pF    |
| Input/Output capacitance: DQ                  | CI0    | 2.0 | 4.5 | pF    |



## Notes

1. All voltages referenced to VSS.
2. This parameter is sampled. VDD, VDDQ = +1.8V;  $T_A = 25^\circ\text{C}$ ; pin under test biased at 1.4V;  $f = 1\text{ MHz}$ .
3. IDD is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
4. Enables on-chip refresh and address counters.
5. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range ( $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$  for  $T_A$  on IT parts) is ensured.
6. An initial pause of 100 $\mu\text{s}$  is required after power-up, followed by one ALL-BANK PRE-CHARGE and two AUTO REFRESH commands, before proper device operation is ensured. (VDD and VDDQ must be powered up simultaneously. VSS and VSSQ must be at same potential.) The two AUTO REFRESH command wake-ups should be repeated any time the  $t_{\text{REF}}$  refresh requirement is exceeded.
7. AC characteristics assume  $t_T = 1\text{ ns}$ .
8. In addition to meeting the transition rate specification, the clock and CKE must transit between  $V_{\text{IH}}$  and  $V_{\text{IL}}$  (or between  $V_{\text{IL}}$  and  $V_{\text{IH}}$ ) in a monotonic manner.
9. Outputs measured for 1.8V at 0.9V with equivalent load:



10.  $t_{\text{HZ}}$  defines the time at which the output achieves the open circuit condition; it is not a reference to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ . The last valid data element will meet  $t_{\text{OH}}$  before going High-Z.
11. AC timing and IDD tests have  $V_{\text{IL}}$  and  $V_{\text{IH}}$ , with timing referenced to  $V_{\text{IH}}/2 =$  crossover point. If the input transition time is longer than  $t_T$  (MAX), then the timing is referenced at  $V_{\text{IL}}$  (MAX) and  $V_{\text{IH}}$  (MIN) and no longer at the  $V_{\text{IH}}/2$  crossover point.
12. Other input signals are allowed to transition no more than once every two clocks and are otherwise at valid  $V_{\text{IH}}$  or  $V_{\text{IL}}$  levels.
13. IDD specifications are tested after the device is properly initialized.
14. Timing actually specified by  $t_{\text{CKS}}$ ; clock(s) specified as a reference only at minimum cycle rate.
15. Timing actually specified by  $t_{\text{WR}}$  plus  $t_{\text{RP}}$ ; clock(s) specified as a reference only at minimum cycle rate.
16. Timing actually specified by  $t_{\text{WR}}$ .
17. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter.
18. The IDD current will increase or decrease proportionally according to the amount of frequency alteration for the test condition.
19. Address transitions average one transition every two clocks.
20. CLK must be toggled a minimum of two times during this period.
21. Based on  $t_{\text{CK}} = 7.5\text{ ns}$  for -75,  $t_{\text{CK}} = 8\text{ ns}$  for -8, and  $t_{\text{CK}} = 10\text{ ns}$  for -10.
22.  $V_{\text{IH}}$  overshoot:  $V_{\text{IH}} (\text{MAX}) = V_{\text{DDQ}} + 2\text{ V}$  for a pulse width  $\leq 3\text{ ns}$ , and the pulse width cannot be greater than one third of the cycle rate.  $V_{\text{IL}}$  undershoot:  $V_{\text{IL}} (\text{MIN}) = -2\text{ V}$  for a pulse width  $\leq 3\text{ ns}$ .



## 256Mb: 16 Meg x 16, 8 Meg x 32 Mobile SDRAM Notes

23. The clock frequency must remain constant (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) during access or precharge states (READ, WRITE, including  $t_{WR}$ , and PRECHARGE commands). CKE may be used to reduce the data rate.
24. Auto precharge mode only. The precharge timing budget ( $t_{RP}$ ) begins at 7ns for -8 after the first clock delay, after the last WRITE is executed. May not exceed limit set for precharge mode.
25. Precharge mode only.
26. JEDEC specifies three clocks.
27. Parameter guaranteed by design.
28. For -10, CL = 3 and  $t_{CK}$  = 10ns.
29. CKE is HIGH during refresh command period  $t_{RFC}$  (MIN) else CKE is LOW. The  $I_{DD6}$  limit is actually a nominal value and does not result in a fail value.



8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900  
 prodmktg@micron.com www.micron.com Customer Comment Line: 800-932-4992  
 Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc.  
 All other trademarks are the property of their respective owners.

**Preview: This data sheet contains initial descriptions of products still under development. This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization**