

16Gb DDR5 SDRAM Addendum

MT60B4G4, MT60B2G8, MT60B1G16 Die Revision G

Features

This document describes the product specifications that are unique to Micron 16Gb DDR5 Die Revision G device. For general Micron DDR5 SDRAM specifications, see the Micron DDR5 SDRAM Core Product Data Sheet. Content in this 16Gb Die Revision G DDR5 SDRAM data sheet addendum supersedes content defined in the core data sheet.

- $V_{DD} = V_{DDQ} = 1.1V$ (NOM)
- $V_{PP} = 1.8V$ (NOM)
- On-die, internal, adjustable V_{REF} generation for DQ, CA, CS
- 1.1V pseudo open-drain I/O
- TC maximum up to 95°C
 - 32ms, 8192-cycle refresh up to 85°C
 - 16ms, 8192-cycle refresh at >85°C to 95°C
- 32 internal banks (x4, x8): 8 groups of 4 banks each
- 16 internal banks (x16): 4 groups of 4 banks each
- 16n-bit prefetch architecture
- 1 cycle/2 cycle command structure
- 2N mode
- All bank and same bank refresh
- Multi-purpose command (MPC)
- CS/CA training mode
- On-die ECC (bounded fault)
- ECC transparency and error scrub
- Decision feedback equalization (DFE)

- Loopback mode
- Command-based non-target (NT) nominal, DQ/DQS park, and dynamic WR on-die termination (ODT)
- sPPR and hPPR capability
- Per-DRAM addressability
- JEDEC JESD-79.5 compliant

Options¹

- **Configuration**
 - 4 Gig x 4
 - 2 Gig x 8
 - 1 Gig x 16
- **FBGA SDP Packages** (Pb-free)
 - x4, x8 82-ball (9mm x 11mm)
 - x16 102-ball (9mm x 14mm)
- **Timing – cycle time**
 - 0.384ns @ CL = 42
 - 0.357ns @ CL = 46
- **Operating temperature**
 - Commercial (0°C < T_C < 95°C)
 - Industrial (–40°C < T_C < 95°C)
- Die Revision

Marking

4G4
2G8
1G16

HB
HC

-52B
-56B

None
IT
:G

Notes: 1. Not all options listed can be combined to define an offered product. Use the part catalog search on micron.com for available offerings.

Table 1: Key Timing Parameters

Speed Grade ¹	Speed Bin	Data Rate (MT/s)	Target CL-nRCD-nRP	t_{AA} (ns)	t_{RCD} (ns)	t_{RP} (ns)
-56B	5600B	5600	46-45-45	16.000	16.000	16.000
-52B	5200B	5200	42-42-42	16.000	16.000	16.000

Notes: 1. Refer to the Speed Bin Tables for additional details.

Table 2: 16Gb Addressing

Configuration		4Gb x4	2Gb x8	1Gb x16
Bank address	Number of bank groups/number of banks per bank group/number of banks	8 / 4 / 32	8 / 4 / 32	4 / 4 / 16
	Bank group address	BG0-BG2	BG0-BG2	BG0-BG1
	Bank address in a bank group	BA0-BA1	BA0-BA1	BA0-BA1
Row address		R0-R15	R0-R15	R0-R15
Column address		C0-C10	C0-C9	C0-C9
Page size		1KB	1KB	2KB
Chip IDs/maximum stack height		CID0-3 / 16H	CID0-3 / 16H	CID0-3 / 16H


Table 3: Part Numbers and Timing Parameters

Part Number	Configuration	Memory Clock/ Data Rate	Clock Cycles (CL _n RCD _n RP)	Designation ¹
MT60B4G4HB-52B:G	4Gb x4	0.384ns/5200 MT/s	42-42-42	Production
MT60B2G8HB-52B:G	2Gb x8	0.384ns/5200 MT/s	42-42-42	Production
MT60B1G16HC-52B:G	1Gb x16	0.384ns/5200 MT/s	42-42-42	Production
MT60B2G8HB-52B IT:G	2Gb x8	0.384ns/5200 MT/s	42-42-42	Production
MT60B1G16HC-52B IT:G	1Gb x16	0.384ns/5200 MT/s	42-42-42	Production
MT60B4G4HB-56B:G	4Gb x4	0.357ns/5600 MT/s	46-45-45	Production
MT60B2G8HB-56B:G	2Gb x8	0.357ns/5600 MT/s	46-45-45	Production
MT60B1G16HC-56B:G	1Gb x16	0.357ns/5600 MT/s	46-45-45	Production

Notes: 1. **Production:** Although considered final, these specifications are subject to change as further product development and data characterization sometimes occur. **Preliminary:** For evaluation and reference purposes only and are subject to change by Micron without notice. Products are only warranted by Micron to meet Micron's production data sheet specifications.

Figure 1: Order Part Number Example

Example Part Number: MT60B2G8HB-56B:G



Important Notes and Warnings

Micron Technology, Inc. ("Micron") reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions. This document supersedes and replaces all information supplied prior to the publication hereof. You may not rely on any information set forth in this document if you obtain the product described herein from any unauthorized distributor or other source not authorized by Micron.

Automotive Applications. Products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets. Distributor and customer/distributor shall assume the sole risk and liability for and shall indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting directly or indirectly from any use of non-automotive-grade products in automotive applications. Customer/distributor shall ensure that the terms and conditions of sale between customer/distributor and any customer of distributor/customer (1) state that Micron products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets and (2) require such customer of distributor/customer to indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting from any use of non-automotive-grade products in automotive applications.

Critical Applications. Products are not authorized for use in applications in which failure of the Micron component could result, directly or indirectly in death, personal injury, or severe property or environmental damage ("Critical Applications"). Customer must protect against death, personal injury, and severe property and environmental damage by incorporating safety design measures into customer's applications to ensure that failure of the Micron component will not result in such harms. Should customer or distributor purchase, use, or sell any Micron component for any critical application, customer and distributor shall indemnify and hold harmless Micron and its subsidiaries, subcontractors, and affiliates and the directors, officers, and employees of each against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, or death arising in any way out of such critical application, whether or not Micron or its subsidiaries, subcontractors, or affiliates were negligent in the design, manufacture, or warning of the Micron product.

Customer Responsibility. Customers are responsible for the design, manufacture, and operation of their systems, applications, and products using Micron products. ALL SEMICONDUCTOR PRODUCTS HAVE INHERENT FAILURE RATES AND LIMITED USEFUL LIVES. IT IS THE CUSTOMER'S SOLE RESPONSIBILITY TO DETERMINE WHETHER THE MICRON PRODUCT IS SUITABLE AND FIT FOR THE CUSTOMER'S SYSTEM, APPLICATION, OR PRODUCT. Customers must ensure that adequate design, manufacturing, and operating safeguards are included in customer's applications and products to eliminate the risk that personal injury, death, or severe property or environmental damages will result from failure of any semiconductor component.

Limited Warranty. In no event shall Micron be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort, warranty, breach of contract or other legal theory, unless explicitly stated in a written agreement executed by Micron's duly authorized representative.

General Notes and Functional Block Diagrams

General Notes

- The functionality and the timing specifications discussed in this data sheet are for the DLL enable mode of operation (normal operation), unless specifically stated otherwise.
- Throughout the data sheet, the various figures and text refer to DQs as "DQ." The DQ term is to be interpreted as any and all DQ collectively, unless specifically stated otherwise.
- The terms "_t" and "_c" are used to represent the true and complement of a differential signal pair. These terms replace the previously used notation of "#" and/or over-bar characters. For example, differential data strobe pair DQS, DQS# is now referred to as DQS_t, DQS_c.
- The term "_n" is used to represent a signal that is active LOW and replaces the previously used "#" and/or overbar characters. For example: CS# is now referred to as CS_n.
- The terms "DQS" and "CK" found throughout the data sheet are to be interpreted as DQS_t, DQS_c and CK_t, CK_c respectively, unless specifically stated otherwise.
- Complete functionality may be described throughout the entire document; any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.
- Any specific requirement takes precedence over a general statement.
- Any functionality not specifically stated here within is considered undefined, illegal, and not supported, and can result in unknown operation.
- Addressing is denoted as BG[n] for bank group, BA[n] for bank address, and A[n] for row/col address.
- A NOP is considered a valid command for very specific states such as power-down exit, self-refresh exit, and reset. The NOP must satisfy any associated command timings with respect to the preceding valid command.
- Not all features described within this document may be available on the Rev. A (first) version.
- Not all specifications listed are finalized industry standards; best conservative estimates have been provided when an industry standard has not been finalized.
- Although it is implied throughout the specification, the DRAM must be used after reaching a stable power-on level, which is achieved by following the proper voltage ramp and power-up initialization sequence procedures as outline in this specification.
- Not all features designated in the data sheet may be supported by earlier die revisions due to late definition by JEDEC.

Definitions of the Device-Pin Signal Level

- HIGH: A device pin is driving the logic 1 state.
- LOW: A device pin is driving the logic 0 state.
- High-Z or (HI-Z/Hi-Z): A device pin is tri-state
- ODT: A device pin terminates with the ODT settings, which could be terminating or tri-state depending on the mode register settings.


Definitions of the Bus Signal Level

- HIGH: One device on the bus is HIGH, and all other devices on the bus are either ODT or High-Z. The voltage level on the bus is nominally V_{DDQ} .
- LOW: One device on the bus is LOW, and all other devices on the bus are either ODT or High-Z. The voltage level on the bus is nominally $V_{OL(DC)}$ if ODT was enabled, or V_{SSQ} if High-Z.
- High-Z or (HI-Z/Hi-Z): All devices on the bus are High-Z. The voltage level on the bus is undefined as the bus is floating.

- ## Industrial Temperature

Automotive Temperature

Figure 2: 4 Gig x4 Functional Block Diagram



[illegible]

DDR5 Function Matrix

DDR5 SDRAM has several features supported by configuration width, by density, by speed and by device die Rev. The following table is the summary of the features supported by 16Gb Die Revision G by configuration width. The functional matrix will be defined in each device-specific data sheet; therefore, device, speed and density options will vary by device data sheet.

Table 4: DDR5 Function Matrix - 16Gb Die Rev. G. V: Supported, Blank: Not Supported

Function	x4	x8	x16	MR Default State	Notes
JEDEC Mandatory					
BC8 OTF	V	V	V		
TDQS		V			
Data Mask (DM)		V	V		
Data Output Disable	V	V	V		
Connectivity Test Mode (CT)	V	V	V		
CA/CS/CK ODT	V	V	V		
2N Mode	V	V	V		
Per DRAM Addressability (Enum)	V	V	V		
Mode Register Read (MRR)	V	V	V		
Mode Register Write (MRW)	V	V	V		
Multi-Purpose Command (MPC)	V	V	V		
ZQ calibration	V	V	V		
CA Vref Training	V	V	V		
CS Vref Training	V	V	V		
DQ Vref Training	V	V	V		
CS Training Mode (CSTM)	V	V	V		
CA Training Mode (CATM)	V	V	V		
Write Leveling Training	V	V	V		
DQS Interval Oscillator	V	V	V		
Read Training Pattern Mode (LFSR)	V	V	V		
Write Pattern Command	V	V	V		
Duty Cycle Adjuster (DCA) I	V	V	V	MR42:OP[1:0] = 01 (R)	1
Loopback Mode	V	V	V		
Decision Feedback Equalization (DFE)	V	V	V		
WRITE CRC	V	V	V		
READ CRC	V	V	V		
Programmable Preamble	V	V	V		
Programmable Postamble	V	V	V		
sPPR	V	V	V		
hPPR	V	V	V		
PPR using DQ[3:0] only	V	V	V		

Table 4: DDR5 Function Matrix - 16Gb Die Rev. G. V: Supported, Blank: Not Supported (Continued)

Function	x4	x8	x16	MR Default State	Notes
On-Die-ECC	V	V	V		
ECC Transparency and Error Scrub	V	V	V		
Refresh Management (RFM)	V	V	V	MR58:OP[0] = 0 (R)	2
				MR58:OP[7:5] = 110 (R)	3
				MR58:OP[4:1] = 1010 (R)	
				MR59:OP[7:6] = 00 (R)	
Fine Granularity Refresh (FGR)	V	V	V		
Same Bank Refresh	V	V	V		
Same Bank Precharge	V	V	V		
Maximum power saving mode (MPSM)	V	V	V		
CS Geardown(>= 7200 MT/s)					4
JEDEC Optional					
MR65-MR69 Serial Number				MR65 - MR69 = 0x00 (R)	
BL32					
BL32 OTF					
WICA 1/2 step	V	V	V		
Duty Cycle Adjuster (DCA) II				MR42:OP[7] = 0 (SR)	
MBIST/mPPR				MR23:OP[4] = 0 (SR)	
sPPR undo/lock	V	V	V	MR23:OP[2] = 1 (SR)	
Adaptive RFM					
Directed RFM				MR59:OP[0] = 0 (SR)	5
				MR59:OP[3] = 0 (R)	
Package output driver test mode (PODTM)				MR5:OP[3] = 0 (R)	
Partial array self refresh (PASR)				MR19:OP[7] = 0 (R)	
Refresh interval rate (RIR)				MR4:OP[3] = 0 (SR)	
Rx CTLE (CS_n, CA, DQS)	V	V	V	M22:OP[3] = 1 (R)	
MR4 wide range refresh rate support	V	V	V	MR4:OP[5] = 1 (R)	
Test Mode MR (MR9)					6
ECS Writeback Suppression	V	V	V		
x4 RMW Suppression	V				

- Notes: 1. Device supports DCA for single/two-phase internal clock(s).
2. RFM not required.
3. RAAMMT, RAAIMT, and RAA counter decrement are only applicable if the RFM requirement bit is set to 1 (MR58:OP[0]=1) or ARFM is set to level A, B, or C.
4. Data rates of >=7200 MT/s are not supported on this die revision.
5. BRC support level (MR59:OP[3]) is only applicable if DRFM Enable status read bit is set to 1 (MR59:OP[0]=1)
6. Test Mode (TM) is a vendor-specific mode register; not used by Micron.

DDR5 Package Pinout and Assignments

Rows

The x4/x8 device has 13 electrical rows of balls. The x16 device has 17 electrical rows of balls. Electrical is defined as rows that contain signal ball or power/ground balls. Additional rows of inactive balls may be available for mechanical support.

Ball Pitch

The device uses a ball pitch of 0.8mm x 0.8mm.

Columns

The number of depopulated columns is 3.

The device has six electrical columns of balls in two sets of three columns. Between the electrical columns are three columns where no balls are populated. Electrical is defined as columns that contain signal ball or power/ground balls. Additional columns of inactive balls may be available for mechanical support.

	1	2	3	4	5	6	7	8	9	10	11
A	DNU	LBDQ	V _{SS}	V _{PP}				ZQ	V _{SS}	LBDQS	DNU
B		V _{DD}	V _{DDQ}	DQ2				DQ3	V _{DDQ}	V _{DD}	
C		V _{SS}	DQ0	DQS _t				NF	DQ1	V _{SS}	
D		V _{DDQ}	V _{SS}	DQS _c				NF	V _{SS}	V _{DDQ}	
E		V _{DD}	NF,DQ4	NF,DQ6				NF,DQ7	NF,DQ5	V _{DD}	
F		V _{SS}	V _{DDQ}	V _{SS}				V _{SS}	V _{DDQ}	V _{SS}	
G		CA_ODT	MIR	V _{DD}				CK _t	V _{DDQ}	TEN	
H		ALERT _n	V _{SS}	CS _n				CK _c	V _{SS}	V _{DD}	
J		V _{DDQ}	CA4	CA0				CA1	CA5	V _{DDQ}	
K		V _{DD}	CA6	CA2				CA3	CA7	V _{DD}	
L		V _{DDQ}	V _{SS}	CA8				CA9	V _{SS}	V _{DDQ}	
M		CAI	CA10	CA12				CA13	CA11	RESET _n	
N	DNU	V _{DD}	V _{SS}	V _{DD}				V _{PP}	V _{SS}	V _{DD}	DNU

- Notes:
1. Additional columns and rows of inactive balls in MO-210-AN terminal pattern (x4/x8) with support balls are for mechanical support only and should not be tied electrically high or low.
 2. Some of the additional support balls can be selectively populated at the suppliers' discretion.
 3. DQ4-DQ7 higher-order DQ pins are connected but not used in the x4 configuration.
 4. DM, TDQS_t and TDQS_c are not valid for the x4 configuration.
 5. A comma ",", " separates the configuration. A slash "/" defines a mode register-selectable function, command/address function, density or package dependence.

Figure 6: x16 Ballout Using MO-210-AT –102 Ball

	1	2	3	4	5	6	7	8	9	
A	LBDQ	V _{SS}	V _{PP}				ZQ	V _{SS}	LBDQS	A
B	V _{DD}	V _{DDQ}	DQU2				DQU3	V _{DDQ}	V _{DD}	B
C	V _{SS}	DQU0	DQSU _t				DMU _n	DQU1	V _{SS}	C
D	V _{DDQ}	V _{SS}	DQSU _c				RFU	V _{SS}	V _{DDQ}	D
E	V _{DD}	DQU4	DQU6				DQU7	DQU5	V _{DD}	E
F	V _{DD}	V _{DDQ}	DQL2				DQL3	V _{DDQ}	V _{DD}	F
G	V _{SS}	DQL0	DQSL _t				DML _n	DQL1	V _{SS}	G
H	V _{DDQ}	V _{SS}	DQSL _c				RFU	V _{SS}	V _{DDQ}	H
J	V _{DD}	DQL4	DQL6				DQL7	DQL5	V _{DD}	J
K	V _{SS}	V _{DDQ}	V _{SS}				V _{SS}	V _{DDQ}	V _{SS}	K
L	CA_ODT	MIR	V _{DD}				CK _t	V _{DDQ}	TEN	L
M	ALERT _n	V _{SS}	CS _n				CK _c	V _{SS}	V _{DD}	M
N	V _{DDQ}	CA4	CA0				CA1	CA5	V _{DDQ}	N
P	V _{DD}	CA6	CA2				CA3	CA7	V _{DD}	P
R	V _{DDQ}	V _{SS}	CA8				CA9	V _{SS}	V _{DDQ}	R
T	CAI	CA10	CA12				CA13	CA11	RESET _n	T
U	V _{DD}	V _{SS}	V _{DD}				V _{PP}	V _{SS}	V _{DD}	U

- Notes: 1. Additional columns and rows of inactive balls in MO-210-AU terminal pattern (x16) with support balls are for mechanical support only and should not be tied electrically high or low.
2. Some of the additional support balls can be selectively populated at the suppliers' discretion.

Table 5: Pinout Description


Symbol	Type	Function
CK_t, CK_c	Input	Clock: CK_t and CK_c are differential clock inputs. All command/address and control input signals are sampled on the crossing of the positive edge of CK_t and negative edge of CK_c.
CS_n	Input	Chip Select: All commands are masked when CS_n is registered HIGH. CS_n provides for external rank selection on systems with multiple ranks. CS_n is considered part of the command code and is used to enter and exit the parts from power down mode and self refresh mode. While not in self refresh mode, the CS_n input buffer operates with the same ODT and V _{REF} parameters as configured by the CA_ODT strap setting or mode register. When in self refresh mode, the CS_n is a CMOS rail-to-rail signal with DC HIGH and LOW at 80% and 20% of V _{DDQ} .
DM_n, DMU_n, DML_n	Input	Input Data Mask: DM_n is an input mask signal for write data. Input data is masked when DM_n is sampled LOW coincident with that input data during a write access. DM_n is sampled on both edges of DQS. DM_n is not supported on x4 devices. For x8 devices, the function of DM_n is enabled by the mode register. For x16 devices, the function of DMU_n/DML_n is enabled by the mode register.
CA[13:0]	Input	Command/Address Inputs: Command/Address (CA) signals provide the command and address inputs according to the Command Truth Table. Because some commands are multicyle, the pins may not be interchanged between devices on the same bus.
RESET_n	Input	Active Low Asynchronous Reset: Reset is active when RESET_n is LOW, and inactive when RESET_n is HIGH. RESET_n must be HIGH during normal operation. RESET_n is a CMOS rail-to-rail signal with DC HIGH and LOW at 80% and 20% of V _{DDQ} .
DQ	Input/Output	Data Input/Output: Bidirectional data bus. If CRC is enabled via the mode register, CRC code is added at the end of a data burst.
DQS_t, DQS_c, DQSU_t, DQSU_c, DQSL_t, DQSL_c	Input/Output	Data Strobe: Output with read data, input with write data, edge-aligned with read data, centered in write data. For x16 devices, DQSL corresponds to the data on DQL0-DQL7; DQSU corresponds to the data on DQU0-DQU7. The data strobes DQS_t, DQSL_t and DQSU_t are paired with differential signals DQS_c, DQSL_c, and DQSU_c, respectively, to provide differential pair signaling to the system during reads and writes. The device supports differential data strobe only, not single-ended.
TDQS_t, TDQS_c	Output	Termination Data Strobe: Applicable to x8 devices only. When enabled via the mode register, the device enables the same termination resistance function on TDQS_t/TDQS_c that is applied to DQS_t/DQS_c. When disabled via the mode register, DM/TDQS provides the data mask function depending on the MR setting; TDQS_c is not used. x4/x16 devices must disable the TDQS function via the mode register.
ALERT_n	Input/Output	Alert: If there is an error in CRC, ALERT_n drives LOW for the period time interval and returns HIGH. During the connectivity test mode, this pin functions as an input. Usage of this signal is system-dependent. In cases where this pin is not connected, ALERT_n must be bonded to V _{DDQ} on the system board.
TEN	Input	Connectivity Test Mode Enable: A HIGH on this pin enables CONNECTIVITY TEST MODE operation along with other pins. It is a CMOS rail-to-rail signal with AC HIGH and LOW at 80% and 20% of V _{DDQ} . Usage of this signal is system-dependent. This pin is pulled LOW internally with a weak pulldown resistor to V _{SS} .

Table 5: Pinout Description (Continued)

Symbol	Type	Function
MIR	Input	Mirror: Used to inform the system that this device is being run in mirrored mode instead of standard mode. With the MIR pin connected (strapped) to V_{DDQ} , the device internally swaps even-numbered CA with the next higher odd-number CA. The MIR pin must be tied to V_{SS} if no CA mirror is required. Mirror pair examples: CA2 with CA3 (not CA1) CA4 with CA5 (not CA3). Note: the CA[13] function is only relevant for certain densities (including stacking). In the case that CA[13] is not used, its ball location, considering whether MIR is used or not, should be connected (strapped) to V_{DDQ} . No active signaling requirements required.
CAI	Input	Command and Address Inversion: With this pin connected (strapped) to V_{DDQ} , the device internally inverts the logic level present on all CA signals. The CAI pin must be connected to V_{SS} if no CA inversion is required. No active signaling requirements required.
CA_ODT	Input	ODT for Command and Address: Apply Group A settings if the pin is connected (strapped) to V_{SS} ; apply Group B settings if the pin is connected (strapped) to V_{DDQ} . See the mode register defaults table for details. No active signaling requirements required.
LBDQ	Output	Loopback Data Output: The output of this device on the Loopback Output Select defined in MR53:OP[4:0]. When loopback is enabled, it is in driver mode using the default RON described in the Loopback Function section. When loopback is disabled, the pin is either terminated or High-Z based on MR36:OP[2:0].
LBDQS	Output	Loopback Data Strobe Output: A single-ended strobe with the rising edged aligned with loopback data edge, falling edge aligned with data center. When loopback is enabled, it is in driver mode using the default RON described in the Loopback function section. When loopback is disabled, the pin is either terminated or High-Z based on MR36:OP[2:0].
RFU	Input/Output	Reserved for future use.
DNU		Do not use.
NF		No function: Internal connection is present but has no function.
V_{DDQ}	Supply	DQ power supply; 1.1V nominal.
V_{DD}	Supply	Power supply; 1.1V nominal.
V_{SS}	Supply	Ground
V_{PP}	Supply	Activating power supply; 1.8V nominal.
ZQ	Reference	Reference pin for ZQ calibration. This ball is tied to an external 240 ohm resistor (RZQ), which is tied to V_{SS} .


Package Dimensions

Figure 7: 82-Ball VFBGA – MO-210-AN (x4/x8)



- Notes: 1. All dimensions are in millimeters.
2. Solder ball material: SAC305 (96.5% Sn, 3% Ag, 0.5% Cu).

Figure 8: 102-Ball VFBGA – MO-210-AT (x16)



- Notes: 1. All dimensions are in millimeters.
2. Solder ball material: SAC305 (96.5% Sn, 3% Ag, 0.5% Cu).

Table 6: Package Thermal Resistance Characteristics

Die Revision	Package	Parameter	Value	Unit	Symbol
Rev G	82-ball "HB"	Junction-to-case (TOP)	2.6	$^{\circ}\text{C/W}$	θ_{JC}
		Junction-to-board	12.8	$^{\circ}\text{C/W}$	θ_{JB}
	102-ball "HC"	Junction-to-case (TOP)	2.6	$^{\circ}\text{C/W}$	θ_{JC}
		Junction-to-board	12.8	$^{\circ}\text{C/W}$	θ_{JB}

DDR5 IDD,IPP,IDDQ Current Limits

DDR5 SDRAM current limits are measured and categorized based on the definitions found in the DDR5 Product Core data sheet. Refer to the IDD and IDDQ specification parameters and test conditions for details related to each current limit. Maximum values for I_{DD} currents considering worst-case conditions of process, temperature, and voltage.

Table 7: DDR5 IDD, IPP, IDDQ Current Limits – 16Gb Die Revision G

Parameter	Width	DDR5-5200	DDR5-5600	Unit	Notes
IDD0	x4	105	106	mA	
	x8				
	x16	122	122		
IPP0	x4	9	9	mA	
	x8				
	x16	10	10		
IDDQ0	x4	38	38	mA	
	x8				
	x16	34	34		
IDD0F	x4	142	142	mA	
	x8				
	x16	170	171		
IPP0F	x4	12	12	mA	
	x8				
	x16	15	15		
IDDQ0F	x4	38	39	mA	
	x8				
	x16	34	35		
IDD2N	x4	92	92	mA	
	x8				
	x16				
IPP2N	x4	8	8	mA	
	x8				
	x16				
IDDQ2N	x4	38	39	mA	
	x8				
	x16				
IDD2NT	x4	149	149	mA	
	x8				
	x16				



16Gb DDR5 SDRAM Die Rev G DDR5 IDD,IPP,IDDQ Current Limits

Table 7: DDR5 IDD, IPP, IDDQ Current Limits – 16Gb Die Revision G

Parameter	Width	DDR5-5200	DDR5-5600	Unit	Notes
IPP2NT	x4	8	8	mA	
	x8				
	x16				
IDDQ2NT	x4	39	39	mA	
	x8				
	x16				
IDD2P	x4	89	89	mA	
	x8				
	x16				
IPP2P	x4	8	8	mA	
	x8				
	x16				
IDDQ2P	x4	32	32	mA	
	x8				
	x16				
IDD3N	x4	142	142	mA	
	x8				
	x16				
IPP3N	x4	8	8	mA	
	x8				
	x16				
IDDQ3N	x4	38	38	mA	
	x8				
	x16				
IDD3P	x4	140	140	mA	
	x8				
	x16				
IPP3P	x4	8	8	mA	
	x8				
	x16				
IDDQ3P	x4	32	32	mA	
	x8				
	x16				
IDD4R	x4	318	337	mA	
	x8	377	409		
	x16	574	652		



16Gb DDR5 SDRAM Die Rev G DDR5 IDD,IPP,IDDQ Current Limits

Table 7: DDR5 IDD, IPP, IDDQ Current Limits – 16Gb Die Revision G

Parameter	Width	DDR5-5200	DDR5-5600	Unit	Notes
IPP4R	x4	9	9	mA	
	x8	11	11		
	x16	12	12		
IDDQ4R	x4	66	72	mA	
	x8	93	105		
	x16	154	175		
IDD4RC	x4	328	348	mA	
	x8	389	417		
	x16	589	662		
IPP4RC	x4	9	9	mA	
	x8	11	11		
	x16	12	12		
IDDQ4RC	x4	66	72	mA	
	x8	95	106		
	x16	154	175		
IDD4W	x4	353	374	mA	
	x8	364	499		
	x16	514	718		
IPP4W	x4	36	36	mA	
	x8	40	41		
	x16	69	73		
IDDQ4W	x4	116	116	mA	
	x8	198	198		
	x16	348	348		
IDD4WC	x4	320	339	mA	
	x8	338	455		
	x16	465	643		
IPP4WC	x4	36	36	mA	
	x8	40	41		
	x16	69	73		
IDDQ4WC	x4	116	116	mA	
	x8	194	194		
	x16	344	361		
IDD5B	x4	277	277	mA	
	x8				
	x16				



16Gb DDR5 SDRAM Die Rev G DDR5 IDD,IPP,IDDQ Current Limits

Table 7: DDR5 IDD, IPP, IDDQ Current Limits – 16Gb Die Revision G

Parameter	Width	DDR5-5200	DDR5-5600	Unit	Notes
IPP5B	x4	28	28	mA	
	x8				
	x16	28	28		
IDDQ5B	x4	39	39	mA	
	x8				
	x16				
IDD5C	x4	135	135	mA	
	x8				
	x16				
IPP5C	x4	13	13	mA	
	x8				
	x16				
IDDQ5C	x4	39	39	mA	
	x8				
	x16				
IDD5F	x4	262	262	mA	
	x8				
	x16				
IPP5F	x4	26	26	mA	
	x8				
	x16				
IDDQ5F	x4	39	39	mA	
	x8				
	x16				
IDD6N(0-85C)	x4	110	110	mA	1
	x8				
	x16				
IPP6N (0-85C)	x4	15	15	mA	1
	x8				
	x16				
IDDQ6N (0-85C)	x4	25	25	mA	1
	x8				
	x16				
IDD6E (85-95C)	x4	200	200	mA	2
	x8				
	x16				



16Gb DDR5 SDRAM Die Rev G DDR5 IDD,IPP,IDDQ Current Limits

Table 7: DDR5 IDD, IPP, IDDQ Current Limits – 16Gb Die Revision G

Parameter	Width	DDR5-5200	DDR5-5600	Unit	Notes
IPP6E (85-95C)	x4	25	25	mA	2
	x8				
	x16				
IDDQ6E (85-95C)	x4	28	28	mA	2
	x8				
	x16				
IDD7	x4	448	475	mA	
	x8	502	521		
	x16	775	821		
IPP7	x4	23	23	mA	
	x8	24	25		
	x16	35	35		
IDDQ7	x4	64	71	mA	
	x8	94	104		
	x16	114	122		
IDD8	x4	89	89	mA	
	x8				
	x16	85	89		
IPP8	x4	8	8	mA	
	x8				
	x16				
IDDQ8	x4	31	31	mA	
	x8				
	x16	27	31		

Notes: 1. Applicable for MR4:OP[2:0] = 001b, 010b.
2. Applicable for MR4:OP[2:0] = 011b, 100b, 101b.

Revision History

Rev. C – 02/2023

- Set all MPNs to Production status
- Updated Functional Block Diagrams
- Changed data sheet status to Production
- Removed Micron Confidential marking

Rev. B – 11/2022

- x4/x8 part numbers are “Production”, x16 part numbers are “preliminary”.
- Updated IDD/IDDQ/IPP values
- Added Functional Block Diagrams

Rev. A – 05/2022

- Preliminary Release

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006
208-368-4000, micron.com/support

Micron and the Micron logo are trademarks of Micron Technology, Inc.
All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.