

315b: x32 Automotive LPDDR5 SDRAM **Features**

Automotive LPDDR5 SDRAM

MT62F512M32D2, MT62F1G32D4

Features	Options	Marking
 Architecture 12.8 GB/s maximum bandwidth per channel 	 LPDDR5 V_{DD1}/V_{DD2H}/V_{DD2L}/V_{DDQ}: 1.8V/1.05V/0.9V/0.5V Array configuration 	MT62F
 Frequency range: 800–5 MHz (data rate range per pin: 6400–40 Mb/s with WCK:CK = 4:1) Selectable CKR LPDDR5 data interface 	 512 Meg x 32 (2 channels x16 I/O) 1 Gig x 32 (2 channels x16 I/O) Device configuration 	512M32 1G32
Single x16 channel/dieDouble-data-rate command/address entry	2 die in package4 die in packageFBGA "green" package	D2 D4
 Differential command clocks (CK_t/CK_c) for high-speed operation Differential data clocks (WCK_t/WCK_c) Differential read strobe (RDQS_t/RDQS_c) 	 315-ball TFBGA (12.4mm × 15.0mm, seated height: 1.1mm MAX, Ø0.48 SMD) Speed grade, cycle time (tWCK) 	DS
 16<i>n</i>-bit or 32<i>n</i>-bit prefetch architecture 4KB page size with 8-bank (8B mode), 2KB page size with bank group (BG mode), or 16-bank (16B mode) operation Command-selectable burst lengths (BL = 16 or 32) in bank group or 16-bank modes 	 Speed grade, cycle time (WCK) 6400 Mb/s Functional Safety (FuSa) Micron HW-Evaluated (ISO 26262-8:2018, cl. 13) FMEDA (ISO 26262-5:2018, cl. 8, 9) Suitable for systems up to ASIL D 	-031 F ¹
 Background ZQ calibration/command-based ZQ calibration Link protection (link ECC) support Partial-array self refresh (PASR) and partial-array 	 Automotive grade AEC-Q100 PPAP Operating temperature: 	A
auto refresh (PAAR) with segment maskUltra-low-voltage core and I/O power supplies	$-40^{\circ}\text{C} \le \text{T}_{\text{C}} \le +95^{\circ}\text{C}$ $-40^{\circ}\text{C} \le \text{T}_{\text{C}} \le +105^{\circ}\text{C}$	IT AT
- V _{DD1} = 1.70-1.95V; 1.8V NOM - V _{DD2H} = 1.01-1.12V; 1.05V NOM	 - 40°C ≤ T_C ≤ +125°C Revision 	UT ² :B

- $-V_{DD2L} = V_{DD2H}$ or 0.87–0.97V; 0.9V NOM
- $-V_{DDO} = 0.5 \text{V NOM or } 0.3 \text{V NOM (ODT off)}$

I/O characteristics

- Interface-LVSTL 0.5/0.3
- I/O type: Low-swing single-ended, V_{SS} termina-
- V_{OH}-compensated output drive
- Programmable V_{SS} on-die termination (ODT)
- Non target ODT support
- DVFSQ support

• Low power features

- DVFSC: Dynamic voltage frequency scaling core
- Single-ended CK, single-ended WCK and singleended RDQS
- Data copy
- Write X

Notes: 1. For functional safety documentation, contact Micron sales representative.

> 2. Based on automotive usage model. Contact Micron sales representative with questions.



315b: x32 Automotive LPDDR5 SDRAM Features

Part Number Ordering Information

Figure 1: Part Number Chart




Table 1: Part Number List

Part Number	Total Density	Data Rate per Pin
MT62F512M32D2DS-031 AIT:B	2GB (16Gb)	6400 Mb/s
MT62F512M32D2DS-031 AAT:B	2GB (16Gb)	6400 Mb/s
MT62F512M32D2DS-031 AUT:B	2GB (16Gb)	6400 Mb/s
MT62F512M32D2DS-031 FAAT:B	2GB (16Gb)	6400 Mb/s
MT62F1G32D4DS-031 AIT:B	4GB (32Gb)	6400 Mb/s
MT62F1G32D4DS-031 AAT:B	4GB (32Gb)	6400 Mb/s
MT62F1G32D4DS-031 AUT:B	4GB (32Gb)	6400 Mb/s
MT62F1G32D4DS-031 FAAT:B	4GB (32Gb)	6400 Mb/s

FBGA Part Marking Decoder

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. Micron's FBGA part marking decoder is available at www.micron.com/decoder.

LPDDR5/LPDDR5X Data Sheet List

This data sheet only describes the product specifications that are unique to the Micron devices listed in Table 1.

For general LPDDR5 specifications, please refer to the data sheets below.

- General LPDDR5/LPDDR5X Specifications 1: Mode Registers
- General LPDDR5/LPDDR5X Specifications 2: AC/DC and Interface Specifications
- General LPDDR5/LPDDR5X Specifications 3: Features and Functionalities



315b: x32 Automotive LPDDR5 SDRAM Important Notes and Warnings

Important Notes and Warnings

Micron Technology, Inc. ("Micron") reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions. This document supersedes and replaces all information supplied prior to the publication hereof. You may not rely on any information set forth in this document if you obtain the product described herein from any unauthorized distributor or other source not authorized by Micron.

Automotive Applications. Products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets. Distributor and customer/distributor shall assume the sole risk and liability for and shall indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting directly or indirectly from any use of non-automotive-grade products in automotive applications. Customer/distributor shall ensure that the terms and conditions of sale between customer/distributor and any customer of distributor/customer (1) state that Micron products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets and (2) require such customer of distributor/customer to indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting from any use of non-automotive-grade products in automotive applications.

Critical Applications. Products are not authorized for use in applications in which failure of the Micron component could result, directly or indirectly in death, personal injury, or severe property or environmental damage ("Critical Applications"). Customer must protect against death, personal injury, and severe property and environmental damage by incorporating safety design measures into customer's applications to ensure that failure of the Micron component will not result in such harms. Should customer or distributor purchase, use, or sell any Micron component for any critical application, customer and distributor shall indemnify and hold harmless Micron and its subsidiaries, subcontractors, and affiliates and the directors, officers, and employees of each against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, or death arising in any way out of such critical application, whether or not Micron or its subsidiaries, subcontractors, or affiliates were negligent in the design, manufacture, or warning of the Micron product.

Customer Responsibility. Customers are responsible for the design, manufacture, and operation of their systems, applications, and products using Micron products. ALL SEMICONDUCTOR PRODUCTS HAVE INHERENT FAIL-URE RATES AND LIMITED USEFUL LIVES. IT IS THE CUSTOMER'S SOLE RESPONSIBILITY TO DETERMINE WHETHER THE MICRON PRODUCT IS SUITABLE AND FIT FOR THE CUSTOMER'S SYSTEM, APPLICATION, OR PRODUCT. Customers must ensure that adequate design, manufacturing, and operating safeguards are included in customer's applications and products to eliminate the risk that personal injury, death, or severe property or environmental damages will result from failure of any semiconductor component.

Limited Warranty. In no event shall Micron be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort, warranty, breach of contract or other legal theory, unless explicitly stated in a written agreement executed by Micron's duly authorized representative.



315b: x32 Automotive LPDDR5 SDRAM General Notes

General Notes

Throughout the data sheet, figures and text refer to DQs as DQ. DQ should be interpreted as any or all DQs collectively, unless specifically stated otherwise.

RDQS, CK, and WCK should be interpreted as RDQS_t, RDQS_c, CK_t, CK_c, and WCK_t, WCK_c respectively unless specifically stated otherwise. CA includes all CA pins used for a given density.

In timing diagrams, CMD is used as an indicator only. Actual signals occur on CA[6:0].

 V_{REF} indicates $V_{REF(CA)}$ and $V_{REF(DO)}$.

Complete functionality is described throughout the entire document. Any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.

Any specific requirement takes precedence over a general statement.

Any functionality not specifically stated herein is considered undefined, illegal, is not supported, and will result in unknown operation.



315b: x32 Automotive LPDDR5 SDRAM Functional Safety Notes

Functional Safety Notes

This automotive LPDDR5 DRAM product family has been HW evaluated as outlined by ISO 26262-8:2018, clause 13. The HW evaluation was certified by an external assessor to provide a level of systematic fault coverage that allows its use in systems targeting up to ASIL D compliance.

This LPDDR5 DRAM contains several new functional safety (FuSa) features that operate within the JEDEC LPDDR5 protocols (commands, timings, and so forth). The specification addendum governing these FuSa features is available under NDA. This LPDDR5 DRAM may operate as a standard LPDDR5 DRAM only, or as a standard LPDDR5 DRAM with the additional functional safety features for substantially improved random hardware fault metrics. Contact a Micron sales representative to initiate the process required to obtain the specification addendum.



315b: x32 Automotive LPDDR5 SDRAM **Device Configuration**

Device Configuration

Table 2: Die Organization in the Package

Die Organization	512M32 (16Gb/package)	1G32 (32Gb/package)
Channel A, rank 0	x16 mode × 1 die	x16 mode × 1 die
Channel B, rank 0	x16 mode × 1 die	x16 mode × 1 die
Channel A, rank 1	-	x16 mode × 1 die
Channel B, rank 1	-	x16 mode × 1 die

Note: 1. Refer to the Package Block Diagram section in this data sheet.

Table 3: Die Addressing

Description	512M32 (16Gb/package), 1G32 (32Gb/package)							
Density per die	8Gb							
Bits		8,589,934,592						
Bank mode	BG mode	16B mode	8B mode					
Configuration	32Mb × 16 DQ × 4 Banks × 4BG	32Mb × 16 DQ × 16 Banks	64Mb × 16 DQ × 8 Banks					
Number of banks	4	16	8					
Number of bank groups	4	1	1					
Array prefetch bits	256	512						
Rows per bank	32,768							
Columns		64						
Page size (bytes)	2048	2048	4096					
Native burst length	16	16	32					
Number of I/Os		16						
Bank address	BA[1:0]	BA[3:0]	BA[2:0]					
Bank group address	BG[1:0]	_	-					
Row address	R[14:0]							
Column address	C[5:0]							
Burst address	B[3:0]	B[3:0]	B[4:0]					
Burst starting address boundary		128-bit						

- Notes: 1. Refer to the SDRAM Addressing section in General LPDDR5/LPDDR5X Specification 3.
 - 2. Refer to the Speed Grades and Effective Burst Length in General LPDDR5/LPDDR5X Specifications 3.



315b: x32 Automotive LPDDR5 SDRAM **Refresh Requirement Parameters**

Refresh Requirement Parameters

Table 4: Refresh Requirement Parameters

		8Gb	Die	
Parameter	Symbol	BG and 16B Mode	8B Mode	Unit
REFRESH cycle time (all banks)	^t RFCab	210	210	ns
REFRESH cycle time (per bank)	^t RFCpb	120	120	ns
Per bank refresh to per bank refresh time (different bank)	^t PBR2PBR	90	90	ns
Per bank refresh to ACTIVATE command time (different bank)	^t PBR2ACT	7.5	10	ns

Note: 1. This table only describes refresh parameters that are density dependent. Refer to Refresh Requirement section in General LPDDR5/LPDDR5X Specifications 3 for all refresh parameters.




315b: x32 Automotive LPDDR5 SDRAM Package Block Diagrams

Package Block Diagrams


Dual Die, Dual Channel

Figure 2: Dual-Die, Dual-Channel Package Block Diagram



Quad Die, Dual Channel

Figure 3: Quad-Die, Dual-Channel Package Block Diagram



315b: x32 Automotive LPDDR5 SDRAM Ball Assignments and Descriptions

Ball Assignments and Descriptions

Figure 4: 315-Ball Dual-Channel Discrete FBGA

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
Α	NC	NC	V _{DDQ}	DMI0_A	V _{SS}	V _{DD2L}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{DD2L}	V _{SS}	DMI1_A	V _{DDQ}	NC	NC	А
В	NC	V _{DDQ}	RDQS0_t_A	V _{SS}	DQ4_A	V _{DD2L}	V _{DD2H}	V _{SS}	V _{DD2H}	V _{DD2L}	DQ12_A	V _{SS}	RDQS1_t_A	V _{DDQ}	NC	В
c		DQ1_A	V _{DDQ}	RDQS0_c_A	V _{SS}	DQ5_A	V _{DD2H}	V _{SS}	V _{DD2H}	DQ13_A	V _{SS}	RDQ\$1_c_A	V _{DDQ}	DQ9_A	V _{DD1}	С
D	DQ0_A	V _{SS}	DQ3_A	V _{DDQ}	WCK0_c_A	V _{SS}	V _{SS}	V _{DD2H}	V _{SS}	V _{SS}	WCK1_c_A	V _{DDQ}	DQ11_A	V _{SS}	DQ8_A	D
E	V _{ss}	DQ2_A	V _{SS}	WCK0_t_A	V_{DDQ}	DQ6_A	V _{DD2H}	V _{SS}	V _{DD2H}	DQ14_A	V _{DDQ}	WCK1_t_A	V _{SS}	DQ10_A	V _{ss}	Е
F	V _{DDQ}	V _{ss}	V _{DDQ}	V _{DDQ}	DQ7_A	V _{DD2H}	V _{DD2H}	V _{ss}	V _{DD2H}	V _{DD2H}	DQ15_A	V _{DDQ}	V _{DDQ}	V _{ss}	V _{DDQ}	F
G	V _{DDQ}	V _{DDQ}	V _{ss}	CA0_A	V _{ss}	CS1_A	V _{ss}	CA2_A	V _{SS}	CA4_A	V _{ss}	CA6_A	V _{SS}	V _{DDQ}	V _{DDQ}	G
Н	RESET_N	V _{DD2L}	V _{ss}	V _{SS}	CA1_A	V _{SS}	CS0_A	V _{ss}	CK_t_A	V _{SS}	CA3_A	V _{ss}	CA5_A	V _{DD2L}	ZQ_A	н
J	V _{SS}	V _{DD2L}	V _{SS}	RFU	V _{DD2H}	RFU	V _{SS}	V _{SS}	CK_c_A	V _{SS}	V _{DD2H}	V _{SS}	V _{SS}	V _{DD2L}	V _{SS}	J
K	V _{DD2H}	V _{SS}	V _{SS}	V _{SS}	V _{DD2H}	К										
L	V _{SS}	V _{DD2H}	V _{SS}	L												
М	V _{DD2H}	V _{SS}	V _{SS}	V _{SS}	V _{DD2H}	М										
N	V _{SS}	V _{DD2L}	V _{SS}	V _{SS}	V _{DD2H}	V _{SS}	CK_c_B	V _{SS}	V _{SS}	V _{SS}	V _{DD2H}	V _{SS}	V _{SS}	V _{DD2L}	V _{SS}	N
Р	RFU	V _{DD2L}	CA5_B	V _{SS}	CA3_B	V _{SS}	CK_t_B	V _{SS}	CS0_B	V _{SS}	CA1_B	V _{SS}	V _{SS}	V _{DD2L}	RFU	Р
R	V_{DDQ}	V _{DDQ}	V _{SS}	CA6_B	V _{SS}	CA4_B	V _{SS}	CA2_B	V _{SS}	CS1_B	V _{SS}	CA0_B	V _{SS}	V _{DDQ}	V _{DDQ}	R
Т	V _{DDQ}	V _{SS}	V _{DDQ}	V _{DDQ}	DQ15_B	V _{DD2H}	V _{DD2H}	V _{SS}	V _{DD2H}	V _{DD2H}	DQ7_B	V _{DDQ}	V _{DDQ}	V _{SS}	V _{DDQ}	Т
U	V _{SS}	DQ10_B	V _{SS}	WCK1_t_B	V _{DDQ}	DQ14_B	V _{DD2H}	V _{SS}	V _{DD2H}	DQ6_B	V _{DDQ}	WCK0_t_B	V _{SS}	DQ2_B	V _{SS}	U
V	DQ8_B	V _{SS}	DQ11_B	V _{DDQ}	WCK1_c_B	V _{SS}	V _{SS}	V _{DD2H}	V _{SS}	V _{SS}	WCK0_c_B	V _{DDQ}	DQ3_B	V _{SS}	DQ0_B	V
W	V _{DD1}	DQ9_B	V _{DDQ}	RDQS1_c_B	V _{SS}	DQ13_B	V _{DD2H}	V _{SS}	V _{DD2H}	DQ5_B	V _{SS}	RDQS0_c_B	V _{DDQ}	DQ1_B	V _{DD1}	w
Υ	NC	V _{DDQ}	RDQS1_t_B	V _{SS}	DQ12_B	V _{DD2L}	V _{DD2H}	V _{SS}	V _{DD2H}	V _{DD2L}	DQ4_B	V _{SS}	RDQS0_t_B	V _{DDQ}	NC	Υ
AA	NC	NC	V _{DDQ}	DMI1_B	V _{SS}	V _{DD2L}	V _{DD2H}	V _{DD2H}	V _{DD2H}	V _{DD2L}	V _{SS}	DMI0_B	V_{DDQ}	NC	NC	АА
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	
	vss	V _D	D4 .	V _{DD2H}	V _{DD2L}	V _{DDO}		/iew (ball d K	RDQS	wck	DQ,DM	II	, CS, ZQ, RE	SET	NC, RFU	
		, D	וט	DUZH	DDZL	- DDC	·				- 4/5//		,, <, 111		,	



315b: x32 Automotive LPDDR5 SDRAM Ball Assignments and Descriptions

Table 5: Ball/Pad Descriptions

Symbol	Туре	Description
CK_t_[A:B] CK_c_[A:B]	Input	Clock: CK_t and CK_c are differential clock inputs. All double data rate (DDR) command/address inputs are sampled on both crossing points of CK_t and CK_c. The first crossing point is the rising (falling) edge of CK_t (CK_c) and second crossing point is falling (rising) edge of CK_t (CK_c). Single data rate (SDR) inputs, CS is sampled on the crossing point that is the rising (falling) edge of CK_t (CK_c).
CS0_[A:B], CS1_[A:B]	Input	Chip select: CS is part of the command code, and is sampled on the rising (falling) edge of CK_t (CK_c) unless the device is in power-down or deep sleep mode where it becomes an asynchronous signal. Each rank (0, 1) has its own CS signals. CS1_[A:B] become NC pins in a single-rank package.
CA[6:0]_[A:B]	Input	Command/address inputs: Provide the command and address inputs according to the command truth table.
WCK[1:0]_t_[A:B] WCK[1:0]_c_[A:B]	Input	Data clock: WCK_t and WCK_c are differential clock inputs used for write data capture and read data output.
DQ[15:0]_[A:B]	I/O	Data input/output: Bidirectional data bus.
RDQS[1:0]_t_[A:B] RDQS[1:0]_c_[A:B]	I/O Output	Read data strobe: RDQS_t and RDQS_c are differential output clock signals used to strobe data during a READ operation. RDQS_t is also used as a parity pin during write link protection enabled. Each byte of data has RDQS_t and RDQS_c signals.
DMI[1:0]_[A:B]	I/O	Data mask inversion: DMI serves multiple functions such as data mask (DM), data bus inversion (DBI), and parity at READ with ECC operation by setting the mode register. DMI is a bidirectional signal and each byte of data has a DMI signal.
ZQ_A	Reference	ZQ calibration reference: Used to calibrate the output drive strength and the termination resistance. The ZQ pin should be connected to V_{DDQ} through a 240 Ω ±1% resistor.
$V_{\mathrm{DDQ}}, V_{\mathrm{DD1}}, V_{\mathrm{DD2H}}, \ V_{\mathrm{DD2L}}$	Supply	Power supplies: Isolated on the die for improved noise immunity.
V _{SS}	Supply	Ground reference: Power supply ground reference.
RESET_n	Input	Reset: When asserted LOW, the RESET pin resets the die. Reset is an asynchronous signal.
NC	_	No connect: Not internally connected.





315b: x32 Automotive LPDDR5 SDRAM Package Dimensions

Package Dimensions

315-Ball Package (Package Code: DS)

Figure 5: 315-Ball TFBGA - 12.4mm × 15mm (Package Code: DS)





Notes:

- 1. All dimensions are in millimeters.
- 2. Solder ball composition: SACQ with CuOSP pads (Sn-4Ag-0.5Cu-3Bi-0.05Ni).



315b: x32 Automotive LPDDR5 SDRAM Product-Specific Mode Register Definition

Product-Specific Mode Register Definition

Table 6: Mode Register Contents

Mode									
Register	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
MR0		Unified DMI Optimized Enhanced Latency NT ODT output refresh WCK mode behavior behavior mode always-on mode mode							
		OP[0] =	1b: Device sup	ports differer	nt NT ODT late	ency for DQ ar	nd RDQS	•	
			OP[1] = 0	b: Device sup	ports x16 mod	le latency			
		OP				always-on mo	ode		
					ts optimized r				
						1 and 2 and m			
MR5		OP[5] =	1b: The NT OI		cturer ID	fied NT ODT b	enavior		
CAINI					b : Micron				
MR6				Revisi					
				0000	0110b				
MR8	I/O v	vidth		Den	sity				
	OP[7:6] =	= 00b: x16		OP[5:2] = 0)100b: 8Gb				
MR13						VRO			
		41 4			operation (de	•	5.05		
MD10		1b: (_{EF(CA)} value on	DQ7 and V _{RE}	_{F(DQ)} value on	DQ6		
MR19			WCK2DQ OSC FM						
			OP[5] :	= 1b: WCK2D0	Q OSC FM sup	ported			
MR21	wxs				ODTD-CSFS	WXFS	RDCFS	WDCFS	
			OP[0] = 1b:	WRITE DATA	COPY function	n supported			
					COPY function				
					function sup				
					DTD-CS is sup	•	1.4		
MDDD	DE				n can be select	ted with 0 and	1 1		
MR22	KE	ECC .		OOb: Write lin	k ECC disable	d (default)			
	OP[5:4] = 00b: Write link ECC disabled (default) 01b: Write link ECC enabled (See Note 3)								
	OP[7:6] = 00b: Read link ECC disabled (default) 01b: Read link ECC enabled (See Note 3)								
MR24	DFES		01b. K	eau IIIIk LCC e	chabled (See I	vote 3)			
	2.25		(OP[7] = 1b: DF	E is supported				
MR26		RDQSTFS							
	OP[6] = 1b: Read/write-based RDQS_t TRAINING function supported								



315b: x32 Automotive LPDDR5 SDRAM Product-Specific Mode Register Definition

Table 6: Mode Register Contents (Continued)

Mode Register	OP7	OP6	OP5	OP4	OP3	OP2	OP1	ОР0		
MR27								RFM		
			(OP[0] = 0b: RFI	M not require	d				
MR43		SBEC Rule								
		OP[6] = 1b: Sin	nultaneous SB	E on each DQ	byte and DM	l are independ	dently counted	d		

- Notes: 1. The contents of mode registers described here reflect information specific to each die in these packages.
 - 2. Refer to General LPDDR5/LPDDR5X Specification 1 for mode registers not described here.
 - 3. Write link ECC and read link ECC are supported.



315b: x32 Automotive LPDDR5 SDRAM I_{DD} Parameters

I_{DD} Parameters

Refer to I_{DD} Specification Parameters and Test Conditions section in General LPDDR5/LPDDR5X Specifications 2 for detailed conditions.

Table 7: I_{DD} Parameters - Single Die

 $V_{DD1} = 1.70 - 1.95V$; $V_{DD2H} = 1.01 - 1.12V$; $V_{DD2L} = 0.87 - 0.97V$; $V_{DDQ} = 0.47 - 0.57V$;

Notes 1 and 2 apply to entire table.

Notes I and 2 apply to			6400 Mb/s			
Symbol	Supply	AIT	AAT	AUT	Unit	Note
I _{DD01}	V _{DD1}	2.9	2.9	3.5	mA	
I _{DD02H}	V_{DD2H}	45.0	45.0	58.0		
I _{DD02L}	V_{DD2L}	0.25	0.25	0.25		
I _{DD0Q}	V_{DDQ}	0.75	0.75	0.75		
I _{DD2P1}	V _{DD1}	1.3	1.3	1.5	mA	
I _{DD2P2H}	V_{DD2H}	2.5	2.5	3.1		
I _{DD2P2L}	V_{DD2L}	0.25	0.25	0.25		
I _{DD2PQ}	V_{DDQ}	0.75	0.75	0.75		
I _{DD2PS1}	V _{DD1}	1.3	1.3	1.5	mA	
I _{DD2PS2H}	V_{DD2H}	2.5	2.5	3.1]	
I _{DD2PS2L}	V_{DD2L}	0.25	0.25	0.25]	
I _{DD2PSQ}	V_{DDQ}	0.75	0.75	0.75		
I _{DD2N1}	V _{DD1}	1.3	1.3	1.5	mA	
I _{DD2N2H}	V_{DD2H}	30.0	30.0	50.0		
I _{DD2N2L}	V_{DD2L}	0.25	0.25	0.25		
I _{DD2NQ}	V_{DDQ}	0.75	0.75	0.75		
I _{DD2NS1}	V _{DD1}	1.3	1.3	1.5	mA	
I _{DD2NS2H}	V_{DD2H}	30.0	30.0	50.0		
I _{DD2NS2L}	V_{DD2L}	0.25	0.25	0.25		
I _{DD2NSQ}	V_{DDQ}	0.75	0.75	0.75]	
I _{DD3P1}	V _{DD1}	1.5	1.5	1.9	mA	
I _{DD3P2H}	V_{DD2H}	8.4	8.4	12.0		
I _{DD3P2L}	V_{DD2L}	0.25	0.25	0.25		
I _{DD3PQ}	V_{DDQ}	0.75	0.75	0.75		
I _{DD3PS1}	V_{DD1}	1.5	1.5	1.9	mA	
I _{DD3PS2H}	V_{DD2H}	8.4	8.4	12.0		
I _{DD3PS2L}	V_{DD2L}	0.25	0.25	0.25]	
I _{DD3PSQ}	V_{DDQ}	0.75	0.75	0.75]	
I _{DD3N1}	V_{DD1}	1.9	1.9	2.3	mA	
I _{DD3N2H}	V_{DD2H}	39.0	39.0	50.0		
I _{DD3N2L}	V_{DD2L}	0.25	0.25	0.25		
I _{DD3NQ}	V_{DDQ}	0.75	0.75	0.75	1	



315b: x32 Automotive LPDDR5 SDRAM I_{DD} Parameters

Table 7: I_{DD} Parameters – Single Die (Continued)

 $V_{DD1} = 1.70 - 1.95V$; $V_{DD2H} = 1.01 - 1.12V$; $V_{DD2L} = 0.87 - 0.97V$; $V_{DDQ} = 0.47 - 0.57V$;

Notes 1 and 2 apply to entire table.

			6400 Mb/s			
Symbol	Supply	AIT	AAT	AUT	Unit	Note
I _{DD3NS1}	V _{DD1}	1.9	1.9	2.3	mA	
I _{DD3NS2H}	V_{DD2H}	39.0	39.0	50.0		
I _{DD3NS2L}	V _{DD2L}	0.25	0.25	0.25		
I _{DD3NSQ}	V_{DDQ}	0.75	0.75	0.75		
I _{DD4R1}	V _{DD1}	7.2	7.2	7.7	mA	3, 4
I _{DD4R2H}	V_{DD2H}	372	372	384		
I _{DD4R2L}	V_{DD2L}	0.25	0.25	0.25		
I _{DD4RQ}	V_{DDQ}	106	106	106		
I _{DD4W1}	V _{DD1}	6.2	6.2	6.7	mA	3
I _{DD4W2H}	V_{DD2H}	310	310	340		
I _{DD4W2L}	V_{DD2L}	0.25	0.25	0.25		
I _{DD4WQ}	V_{DDQ}	0.75	0.75	0.75		
I _{DD51}	V _{DD1}	23.0	23.0	23.0	mA	
I _{DD52H}	V_{DD2H}	170	170	170		
I _{DD52L}	V_{DD2L}	0.25	0.25	0.25		
I _{DD5Q}	V_{DDQ}	0.75	0.75	0.75		
I _{DD5AB1}	V_{DD1}	2.2	2.2	2.6	mA	
I _{DD5AB2H}	V_{DD2H}	35.0	35.0	50.0		
I _{DD5AB2L}	V_{DD2L}	0.25	0.25	0.25		
I _{DD5ABQ}	V_{DDQ}	0.75	0.75	0.75		
I _{DD5PB1}	V_{DD1}	2.2	2.2	2.6	mA	
I _{DD5PB2H}	V_{DD2H}	35.0	35.0	50.0		
I _{DD5PB2L}	V_{DD2L}	0.25	0.25	0.25		
I _{DD5PBQ}	V_{DDQ}	0.75	0.75	0.75		

Notes:

- 1. Published I_{DD} values except I_{DD4RQ} are the maximum I_{DD} values considering the worst-case conditions of process, temperature, and voltage.
- 2. BG mode. DVFSC and DVFSQ disabled.
- 3. BL = 16, DBI disabled.
- 4. I_{DD4RQ} value is reference only. Typical value. Output load = 5pF; R_{ON} = 40 ohms; T_{C} = 25°C



315b: x32 Automotive LPDDR5 SDRAM **IDD** Parameters

Table 8: Full-Array Power-Down Self Refresh Current/Deep-Sleep Mode Current - Single Die

 $V_{DD1} = 1.70 - 1.95V$; $V_{DD2H} = 1.01 - 1.12V$; $V_{DD2I} = 0.87 - 0.97V$; $V_{DDO} = 0.47 - 0.57V$

Temperature	_{DD2H} = 1.01–1.12V; V _{DD2L} = 0.8 Symbol	Supply	Value	Unit
25°C	I _{DD61}	V _{DD1}	0.25	mA
	I _{DD62H}	V _{DD2H}	0.60	
	I _{DD62L}	V _{DD2L}	0.01	
	I _{DD6Q}	V_{DDQ}	0.01	
	I _{DD6DS1}	V _{DD1}	0.25	
	I _{DD6DS2H}	V _{DD2H}	0.60	
	I _{DD6DS2L}	V _{DD2L}	0.01	
	I _{DD6DSQ}	V_{DDQ}	0.01	
95°C	I _{DD61}	V _{DD1}	3.6	
	I _{DD62H}	V _{DD2H}	14.5	
	I _{DD62L}	V _{DD2L}	0.25	
	I _{DD6Q}	V_{DDQ}	0.75	
	I _{DD6DS1}	V _{DD1}	3.6	
	I _{DD6DS2H}	V _{DD2H}	14.5	
	I _{DD6DS2L}	V _{DD2L}	0.25	
	I _{DD6DSQ}	V_{DDQ}	0.75	
105°C	I _{DD61}	V _{DD1}	3.6	
	I _{DD62H}	V _{DD2H}	14.5	
	I _{DD62L}	V_{DD2L}	0.25	
	I _{DD6Q}	V_{DDQ}	0.75	
	I _{DD6DS1}	V _{DD1}	3.6	
	I _{DD6DS2H}	V _{DD2H}	14.5	
	I _{DD6DS2L}	V _{DD2L}	0.25	
	I _{DD6DSQ}	V_{DDQ}	0.75	
125°C	I _{DD61}	V _{DD1}	5.6	
	I _{DD62H}	V _{DD2H}	30.0	
	I _{DD62L}	V _{DD2L}	0.25	
	I _{DD6Q}	V_{DDQ}	0.75	
	I _{DD6DS1}	V _{DD1}	5.6	
	I _{DD6DS2H}	V _{DD2H}	30.0	
	I _{DD6DS2L}	V _{DD2L}	0.25	
	I _{DD6DSQ} V _{DDQ} 0.75			

- Notes: 1. I_{DD6} 25°C is the typical value in the distribution with nominal V_{DD} and a reference-only value. I_{DD6} 95°C, I_{DD6} 105°C, and I_{DD6} 125°C are the maximum I_{DD} guaranteed value considering the worst-case conditions of process, temperature, and voltage.
 - 2. DVFSC and DVFSQ disabled.



315b: x32 Automotive LPDDR5 SDRAM Revision History

Revision History

Rev. D - 4/2021

- Updated legal status to Production of DDP and QDP packages
- Updated Functional Safety (FuSa) features
- · Updated automotive grade features
- Added FuSa MPNs (MT62F512M32D2DS-031 FAAT:B, MT62F1G32D4DS-031 FAAT:B) in the Part Number List table
- Added Functional Safety Notes section
- Updated I_{DD6} (Power down) specification and added I_{DD6DS} (Deep sleep) specification up to 125°C

Rev. C - 11/2020

- Updated legal status to Preliminary
- Updated wording of Operating Temperature in Features
- Added FuSa introduction in General Notes
- Updated Package Dimensions (Package Code: DS): Updated coplanarity from 0.08mm to 0.1mm; Updated standoff (ball height) from 0.29 ±0.035mm to 0.29 ±0.04mm
- Updated I_{DD} Parameters

Rev. B - 5/2020

• Corrected lower operating temperature from -45°C to -40°C for AIT/AAT/AUT.

Rev. A - 4/2020

· Initial release

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.