

## **DDR5 SDRAM UDIMM Addendum**


## MTC4C10163S1UC - 8GB 16Gb Die Revision A

### **Features**

Information provided here is in addition to or supersedes information provided in the Micron DDR5 UDIMM Core data sheet.

- DDR5 functionality and operations supported as defined in the component data sheet
- Features and specifications defined in the Micron DDR5 UDIMM core data sheet
- 288-pin, DDR5 unbuffered dual in-line memory module (DDR5 UDIMM)
- Fast data transfer rate: PC5-4800, PC5-5600
- 8GB (1Gig x 64)
- Single-rank
- 16 internal banks; 4 groups of 4 banks each

Figure 1: 288-Pin DDR5 UDIMM (R/C-C0)



### Options Marking

- Operating temperature
  - Commercial (0°C ≤  $T_{OPER}$  ≤ 95°C)
- Frequency/CAS latency
  - -0.416ns @ CL = 40 (DDR5-4800) 48B
  - -0.357ns @ CL = 46 (DDR5-5600) 56B

### **Table 1: Addressing**

Parameter	8GB			
Row address <sup>1</sup>	64K (R0-R15)			
Column address <sup>1</sup>	1K (C0-C9)			
Device bank group address <sup>1</sup>	4 (BG0-BG1)			
Device bank address per bank group <sup>1</sup>	4 (BA0-BA1)			
Device configuration	16Gb (1Gb x 16), 16 banks			
Module rank address	1 (CSO_n)			

Notes: 1. These parameters represent the logical address state of the CA bus for different commands. Refer to the command truth table in the component data sheet.



### **Table 2: Part Numbers and Timing Parameters – 8GB Modules**

Base device: MT60B1G16,<sup>1</sup> 16Gb DDR5 SDRAM Die Revision A

Part Number	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- <sub>n</sub> RCD- <sub>n</sub> RP)
MTC4C10163S1UC48BA1	8GB	1Gb x 64	38.4 GB/s	0.416ns/4800 MT/s	40-39-39
MTC4C10163S1UC56BA1	8GB	1Gb x 64	44.8 GB/s	0.357ns/5600 MT/s	46-45-45

Notes: 1. The data sheet for the base device can be found on micron.com.





### **Important Notes and Warnings**

Micron Technology, Inc. ("Micron") reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions. This document supersedes and replaces all information supplied prior to the publication hereof. You may not rely on any information set forth in this document if you obtain the product described herein from any unauthorized distributor or other source not authorized by Micron.

Automotive Applications. Products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets. Distributor and customer/distributor shall assume the sole risk and liability for and shall indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting directly or indirectly from any use of non-automotive-grade products in automotive applications. Customer/distributor shall ensure that the terms and conditions of sale between customer/distributor and any customer of distributor/customer (1) state that Micron products are not designed or intended for use in automotive applications unless specifically designated by Micron as automotive-grade by their respective data sheets and (2) require such customer of distributor/customer to indemnify and hold Micron harmless against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, death, or property damage resulting from any use of non-automotive-grade products in automotive applications.

Critical Applications. Products are not authorized for use in applications in which failure of the Micron component could result, directly or indirectly in death, personal injury, or severe property or environmental damage ("Critical Applications"). Customer must protect against death, personal injury, and severe property and environmental damage by incorporating safety design measures into customer's applications to ensure that failure of the Micron component will not result in such harms. Should customer or distributor purchase, use, or sell any Micron component for any critical application, customer and distributor shall indemnify and hold harmless Micron and its subsidiaries, subcontractors, and affiliates and the directors, officers, and employees of each against all claims, costs, damages, and expenses and reasonable attorneys' fees arising out of, directly or indirectly, any claim of product liability, personal injury, or death arising in any way out of such critical application, whether or not Micron or its subsidiaries, subcontractors, or affiliates were negligent in the design, manufacture, or warning of the Micron product.

Customer Responsibility. Customers are responsible for the design, manufacture, and operation of their systems, applications, and products using Micron products. ALL SEMICONDUCTOR PRODUCTS HAVE INHERENT FAILURE RATES AND LIMITED USEFUL LIVES. IT IS THE CUSTOMER'S SOLE RESPONSIBILITY TO DETERMINE WHETHER THE MICRON PRODUCT IS SUITABLE AND FIT FOR THE CUSTOMER'S SYSTEM, APPLICATION, OR PRODUCT. Customers must ensure that adequate design, manufacturing, and operating safeguards are included in customer's applications and products to eliminate the risk that personal injury, death, or severe property or environmental damages will result from failure of any semiconductor component.

Limited Warranty. In no event shall Micron be liable for any indirect, incidental, punitive, special or consequential damages (including without limitation lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort, warranty, breach of contract or other legal theory, unless explicitly stated in a written agreement executed by Micron's duly authorized representative.



## **DQ Map**

**Table 3: Component-to-Module DQ Map** 

Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number	
U3	0	14A	171	U4	0	30A	192	
	1	13A	28		1	29A	49	
	2	15A	173		2	31A	194	
	3	12A	26		3	28A	47	
	4	11A	166		4	27A	187	
	5	9A	22		5	24A	41	
	6	10A	164		6	26A	185	
	7	8A	20		7	25A	43	
	8	7A	162		8	23A	183	
	9	4A	16		9	20A	37	
	10	6A	160		10	22A	181	
	11	5A	18		11	21A	39	
	12	3A	156		12	19A	177	
	13	1A	11		13	16A	30	
	14	0A	9		14	18A	175	
	15	2A	154		15	17A	32	
U5	0	0 7B 254 U6 0	0	23B	275			
	1	4B	108		1	22B	273	
	2	6B	252		2	20B	129	
	3	5B	110			3	21B	131
	4	3B	248			4	17B	124
	5	OB	101			5	19B	269
	6	1B	103		6	18B	267	
	7	2B	246		7	16B	122	
	8	10B	256		8	26B	277	
	9	9B	114		9	24B	133	
	10	8B	112		10	27B	279	
	11	11B	258		11	25B	135	
	12	15B	265		12	30B	284	
	13	12B	118		13	29B	141	
	14	14B	263		14	28B	139	
	15	13B	120		15	31B	286	



# **I<sub>DD</sub> Specifications**

## Table 4: DDR5 I<sub>DD</sub> Specifications and Conditions – 16GB (Die Revision A)

Module  $I_{DD}$  is based on PMIC VIN\_BULK 5V input current and typical operating range of temperature. Each  $I_{DD}$  parameter includes PMIC efficiency and all DRAM current on all supplies ( $V_{DD}$ ,  $V_{DDQ}$ , and  $V_{PP}$ ).


Parameter	Symbol	4800	5600	Units
Operating one bank ACTIVATE-PRECHARGE current	I <sub>DD0</sub>	98	TBD	mA
Operating four bank ACTIVATE-PRECHARGE current	I <sub>DD0F</sub>	172	TBD	mA
Precharge standby current	I <sub>DD2N</sub>	74	TBD	mA
Precharge standby non-target command	I <sub>DD2NT</sub>	166	TBD	mA
Precharge power-down current	I <sub>DD2P</sub>	65	TBD	mA
Active standby current	I <sub>DD3N</sub>	81	TBD	mA
Active power-down current	I <sub>DD3P</sub>	75	TBD	mA
Operating burst read current	I <sub>DD4R</sub>	537	TBD	mA
Operating burst write current	I <sub>DD4W</sub>	778	TBD	mA
Operating burst write with write CRC current	I <sub>DD4WC</sub>	695	TBD	mA
Burst refresh (normal refresh mode) current	I <sub>DD5B</sub>	248	TBD	mA
Burst refresh (fine granularity refresh mode) current	I <sub>DD5F</sub>	160	TBD	mA
Burst refresh (same bank refresh mode) current	I <sub>DD5C</sub>	113	TBD	mA
Self refresh current	I <sub>DD6N</sub>	31	TBD	mA
Operating bank interleave read current	I <sub>DD7</sub>	634	TBD	mA
Maximum power saving deep power down mode current	I <sub>DD8</sub>	23	TBD	mA

5



## **Functional Block Diagram**

### **Figure 2: Functional Block Diagram**



Notes: 1. The ZQ ball on each DDR5 component is connected to an external  $240\Omega \pm 1\%$  resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.

2. Functional block diagram is for reference only.



## **Revision History**

### Rev. F - 10/2021

- Add 5600 speed, IDDs are TBD
- Remove Micron Confidential marking

### Rev. E - 08/2021

• Production Release

### Rev. D - 02/2021

• Preliminary Release

### Rev. C - 01/2021

• Preliminary Release

### Rev. B - 06/2020

• Preliminary Release

#### Rev. A - 06/2020

• Preliminary Release

Micron and the Micron logo are trademarks of Micron Technology, Inc.
All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.