

Mobile LPDDR3 SDRAM

MT52L256M64D2GN, MT52L512M64D4GN

Features

- Ultra-low-voltage core and I/O power supplies
- Frequency range
	- 933–10 MHz (data rate range: 1866–20 Mb/s/pin)
- 8*n* prefetch DDR architecture
- 8 internal banks for concurrent operation
- Multiplexed, double data rate, command/address inputs; commands entered on each CK_t/CK_c edge
- Bidirectional/differential data strobe per byte of data (DQS_t/DQS_c)
- Programmable READ and WRITE latencies (RL/WL)
- Burst length: 8
- Per-bank refresh for concurrent operation
- Temperature-compensated self refresh (TCSR)
- Partial-array self refresh (PASR)
- Deep power-down mode (DPD)
- Selectable output drive strength (DS)
- Clock-stop capability
- On-die termination (ODT)
- RoHS-compliant, "green" packaging

Table 1: Key Timing Parameters

Table 2: Configuration Addressing

Part Number Ordering Information

Figure 1: Part Number Chart

FBGA Part Marking Decoder

Due to space limitations, FBGA-packaged components have an abbreviated part marking that is different from the part number. Micron's FBGA part marking decoder is available at www.micron.com/decoder.

In timing diagrams, "CMD" is used as an indicator only. Actual signals occur on CA[5:0].

 V_{REF} indicates V_{REFCA} and V_{REFDO} .

256-Ball, Dual-Channel Mobile LPDDR3 SDRAM
Part Number Ordering Information

Contents

256-Ball, Dual-Channel Mobile LPDDR3 SDRAM
Part Number Ordering Information

List of Figures

256-Ball, Dual-Channel Mobile LPDDR3 SDRAM Part Number Ordering Information

List of Tables

256-Ball, Dual-Channel Mobile LPDDR3 SDRAM Part Number Ordering Information

256-Ball, Dual-Channel Mobile LPDDR3 SDRAM Part Number Ordering Information

Ball Assignments

Figure 2: 256-Ball Pop FBGA – 2 x 8Gb Die

MICron

256-Ball, Dual-Channel Mobile LPDDR3 SDRAM

256-Ball, Dual-Channel Mobile LPDDR3 SDRAM
256-Ball, Dual-Channel Mobile LPDDR3 SDRAM

Ball Assignments

 $\vec{0}$

Ball Assignments

256-Ball, Dual-Channel Mobile LPDDR3 SDRAM

256-Ball, Dual-Channel Mobile LPDDR3 SDRAM
Rall Assignments

MICron

Ball Assignments

Ball Descriptions

The ball/pad description table below is a comprehensive list of signals for the device family. All signals listed may not be supported on this device. See ball assignments for information specific to this device.

Table 3: Ball/Pad Descriptions

Table 3: Ball/Pad Descriptions (Continued)

Package Block Diagrams

Figure 4: Dual-Die, Dual-Channel Package Block Diagram

Figure 5: Quad-Die, Dual-Channel Package Block Diagram

Package Dimensions

Note: 1. All dimensions are in millimeters.

Figure 7: 256-Ball FBGA (14mm x 14mm) – MT52L512M64D4GN

Note: 1. All dimensions are in millimeters.

MR0, MR5, MR6, MR8 Readout

Table 4: Mode Register Contents

Note: 1. The contents of MR0, MR5, MR6, and MR8 will reflect the manufacturer ID, die revision, and interface configurations for each die for each package.

I_{DD} Specifications - Single Die

Table 5: I_{DD} Specifications

Table 5: I_{DD} Specifications (Continued)

 V_{max} V_{ram} V_{ram} = 1.14–1.30V; V_{ram} = 1.70–1.95V; T_r = –30°C to +85°C

Table 5: I_{DD} Specifications (Continued)

 V_{DD2} , V_{DDQ} , V_{DDQA} = 1.14–1.30V; V_{DD1} = 1.70–1.95V; T_c = –30°C to +85°C

Notes: 1. Published I_{DD} values are the maximum of the distribution of the arithmetic mean.

2. I_{DD} current specifications are tested after the device is properly initialized.

Table 6: I_{DD6} Partial-Array Self Refresh Current at 25°C

Note: 1. I_{DD6} 25°C is the typical of the distribution of the arithmetic mean.

Table 7: I_{DD6} Partial-Array Self Refresh Current at 85°C

Note: 1. I_{DD6} 85°C is the typical of the distribution of the arithmetic mean.

Pin Capacitance

Table 8: Input/Output Capacitance

Notes: 1. This parameter is not subject to production testing. It is verified by design and characterization.

- 2. These parameters are measured on $f = 100$ MHz, $V_{OUT} = V_{DDQ/Z}$, $T_A = +25$ °C.
- 3. D_{OUT} circuits are disabled.

LPDDR3 Array Configuration

The 8Gb Mobile Low-Power DDR3 SDRAM (LPDDR3) is a high-speed CMOS, dynamic random-access memory containing 8,589,934,592-bits. The device is internally configured as an eight-bank DRAM. Each of the x16's 1,073,741,824-bit banks is organized as 32,768 rows by 2,048 columns by 16 bits. Each of the x32's 1,073,741,824-bit banks is organized as 32,768 rows by 1024 columns by 32 bits.

General Notes

Throughout the data sheet, figures and text refer to DQs as "DQ." DQ should be interpreted as any or all DQ collectively, unless specifically stated otherwise.

"DQS" and "CK" should be interpreted as DQS_t , DQS_c and CK_t, CK_c, respectively, unless specifically stated otherwise. "BA" and "CA" include all BA and CA pins, respectively, used for a given density.

Complete functionality may be described throughout the entire document. Any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.

Timing diagrams reflect a single-channel device.

In timing diagrams, "CMD" is used as an indicator only. Actual signals occur on CA[9:0].

 V_{REF} indicates V_{REFCA} and V_{REFDO} .

Any specific requirement takes precedence over a general statement.

Any functionality not specifically stated herein is considered undefined, illegal, is not supported, and will result in unknown operation.

Functional Description

Mobile LPDDR3 is a high-speed SDRAM internally configured as an 8-bank memory device. LPDDR3 uses a double data rate architecture on the command/address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus is used to transmit command, address, and bank information. Each command uses one clock cycle, during which command information is transferred on both the rising and falling edges of the clock.

LPDDR3 uses a double data rate architecture on the DQ pins to achieve high-speed operation. The double data rate architecture is essentially an 8*n* prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for LPDDR3 effectively consists of a single 8*n*-bit-wide, one-clock-cycle data transfer at the internal SDRAM core and eight corresponding *n*bit-wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses to the device are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

Accesses begin with the registration of an ACTIVATE command followed by a READ or WRITE command. The address and BA bits registered coincident with the ACTIVATE command are used to select the row and bank to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.

Figure 8: Functional Block Diagram

Simplified Bus Interface State Diagram

The state diagram provides a simplified illustration of the bus interface, supported state transitions, and the commands that control them. For a complete description of device behavior, use the information provided in the state diagram with the truth tables and timing specifications. The truth tables describe device behavior and applicable restrictions when considering the actual state of all banks. For command descriptions, see the Commands and Timing section.

256-Ball, Dual-Channel Mobile LPDDR3 SDRAM Simplified Bus Interface State Diagram

Figure 9: Simplified State Diagram

Notes: 1. All banks are precharged in the idle state.

- 2. In the case of using MRW to enter CA training mode or write leveling mode, the state machine will not automatically return to the idle state. In these cases, an additional MRW command is required to exit either operating mode and return to the idle state. See the CA Training Mode or Write Leveling Mode sections.
- 3. Terminated bursts are not allowed. For these state transitions, the burst operation must be completed before a transition can occur.

4. The state diagram is intended to provide a floorplan of the possible state transitions and commands used to control them, but it is not comprehensive. In particular, situations involving more than one bank are not captured in full detail.

Power-Up and Initialization

The device must be powered up and initialized in a predefined manner. Power-up and initialization by means other than those specified will result in undefined operation.

Voltage Ramp and Device Initialization

The following sequence must be used to power up the device. Unless specified otherwise, this procedure is mandatory.

1. Voltage Ramp: While applying power (after Ta), CKE must be held LOW, and all other inputs must be between V_{ILmin} and V_{IHmax} . The device outputs remain at High-Z while CKE is held LOW.

Following completion of the voltage ramp (Tb), CKE must be held LOW. DQ, DM and DQS voltage levels must be between V_{SSQ} and V_{DDQ} during voltage ramp to avoid latchup. CK, CS_n, and CA input levels must be between V_{SSCA} and V_{DDCA} during voltage ramp to avoid latch-up. Voltage ramp power supply requirements are provided in the table below.

Table 9: Voltage Ramp Conditions

Notes: 1. Ta is the point when any power supply first reaches 300mV.

- 2. Noted conditions apply between Ta and power-down (controlled or uncontrolled).
- 3. Tb is the point at which all supply and reference voltages are within their defined operating ranges.
- 4. For supply and reference voltage operating conditions, see the Recommended DC Operating Conditions table.
- 5. The voltage difference between any V_{SS} , V_{SSO} , and V_{SSCA} pins must not exceed 100mV.

Beginning at Tb, CKE must remain LOW for at least 'INIT1, after which CKE can be asserted HIGH. The clock must be stable at least ^tINIT2 prior to the first CKE LOW-to-HIGH transition (Tc). CKE, CS_n, and CA inputs must observe setup and hold requirements (^tIS, ^tIH) with respect to the first rising clock edge and to subsequent falling and rising edges.

If any MRRs are issued, the clock period must be within the range defined for ^tCKb. MRWs can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters (for example, ^tDQSCK) could have relaxed timings (such as t DQSCKb) before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least 'INIT3 (Td). The ODT input signal may be in an undefined state until ^tIS before CKE is registered HIGH. When CKE is registered

HIGH, the ODT input signal must be statically held either LOW or HIGH. The ODT input signal remains static until the power-up initialization sequence is finished, including the expiration of ^tZQINIT.

2. RESET Command: After ^tINIT3 is satisfied, the MRW RESET command must be issued (Td). An optional PRECHARGE ALL command can be issued prior to the MRW RE-SET command. Wait at least ^tINIT4 while keeping CKE asserted and issuing NOP commands. Only NOP commands are allowed during 'INIT4.

3. MRRs and Device Auto Initialization (DAI) Polling: After ^tINIT4 is satisfied (Te), only MRR commands and POWER-DOWN ENTRY/EXIT commands are supported, and CKE can go LOW in alignment with power-down entry and exit specifications (see Power-Down). MRR commands are valid at this time only when the CA bus does not need to be trained. CA training can begin only after time Tf.

The MRR command can be initiated to poll the DAI bit, which indicates whether device auto initialization is complete. When the bit indicates completion, the device is in an idle state. The device is also in an idle state after ^tINIT5 (MAX) has expired, regardless whether the DAI bit has been read by the MRR command. Because the memory output buffers are not properly configured by Te, some AC parameters must use relaxed timing specifications before the system is appropriately configured.

After the DAI bit (MR0, DAI) is set to zero by the memory device (DAI complete), the device is in the idle state (Tf). DAI status can be determined by issuing the MRR command to MR0. The device sets the DAI bit no later than 'INIT5 after the RESET command. The controller must wait at least ^tINIT5 (MAX) or until the DAI bit is set before proceeding.

4. ZQ Calibration: If CA training is not required, the MRW INITIALIZATION CALIBRA-TION (ZQ_CAL) command can be issued to the memory (MR10) after Tf. No other CA commands (other than RESET or NOP) may be issued prior to the completion of CA training. After the completion of CA training (Tf'), the MRW INITIALIZATION CALIBRA-TION (ZQ_CAL) command can be issued to the memory.

This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more than one LPDDR3 device exists on the same bus, the controller must not overlap MRW ZQ_CAL commands. The device is ready for normal operation after t ZQINIT.

5. Normal Operation: After^tZQINIT (Tg), MRW commands must be used to properly configure the memory (for example, output buffer drive strength, latencies, and so on). Specifically, MR1, MR2, and MR3 must be set to configure the memory for the target frequency and memory configuration.

After the initialization sequence is complete, the device is ready for any valid command. After Tg, the clock frequency can be changed using the procedure described in the Input Clock Frequency Changes and Clock Stop Events section.

Figure 10: Voltage Ramp and Initialization Sequence

- Notes: 1. High-Z on the CA bus indicates a valid NOP.
	- 2. For ^tINIT values, see the Initialization Timing Parameters table.
	- 3. After RESET command time (Tf), R_{TT} is disabled until ODT function is enabled by MRW to MR11 following Tg.
	- 4. CA training is optional.

Table 10: Initialization Timing Parameters

Notes: 1. The ^tINIT0 maximum specification is not a tested limit and should be used as a general guideline. For voltage ramp times exceeding ^tINIT0 MAX, please contact the factory.

2. If the DAI bit is not read via MRR, the device will be in the idle state after ^tINIT5 (MAX) has expired.

Initialization After Reset (Without Voltage Ramp)

If the RESET command is issued before or after the power-up initialization sequence, the reinitialization procedure must begin at Td.

Power-Off Sequence

The following procedure is required to power off the device.

While powering off, CKE must be held LOW; all other inputs must be between V_{ILmin} and V_{IHmax} . The device outputs remain at High-Z while CKE is held LOW.

DQ, DM, and DQS voltage levels must be between V_{SSO} and V_{DDO} during the power-off sequence to avoid latch-up. CK, CS_n, and CA input levels must be between V_{SSCA} and V_{DDCA} during the power-off sequence to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified in the Recommended DC Operating Conditions table.

Tz is the point where all power supplies are below 300mV. After Tz, the device is powered off.

Table 11: Power Supply Conditions

- Notes: 1. The voltage difference between any V_{SS} , V_{SSO} , and V_{SSCA} pins must not exceed 100mV.
	- 2. For supply and reference voltage operating conditions, see Recommended DC Operating Conditions table.

Uncontrolled Power-Off Sequence

When an uncontrolled power-off occurs, the following conditions must be met.

- At Tx, when the power supply drops below the minimum values specified in the Recommended DC Operating Conditions table, all power supplies must be turned off and all power supply current capacity must be at zero, except for any static charge remaining in the system.
- After Tz (the point at which all power supplies first reach 300mV), the device must power off. During this period, the relative voltage between power supplies is uncontrolled. V_{DD1} and V_{DD2} must decrease with a slope lower than 0.5 V/ μ s between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

Table 12: Power-Off Timing

Standard Mode Register Definition

For LPDDR3, a set of mode registers is used for programming device operating parameters, reading device information and status, and for initiating special operations such as DQ calibration, ZQ calibration, and device reset.

Mode Register Assignments and Definitions

Mode register definitions are provided in the Mode Register Assignments table. An "R" in the access column of the table indicates read-only; "W" indicates write-only; "R/W" indicates read- or write-capable or enabled. The MRR command is used to read from a register. The MRW command is used to write to a register.

Table 13: Mode Register Assignments

Notes 1–5 apply to entire table

Table 13: Mode Register Assignments (Continued)

Notes 1–5 apply to entire table

Notes: 1. RFU bits must be set to 0 during MRW.

- 2. RFU bits must be read as 0 during MRR.
- 3. For Reads to a write-only or RFU register, DQS is toggled and undefined data is returned.
- 4. RFU mode registers must not be written.
- 5. Writes to read-only registers must have no impact on the functionality of the device.

Table 14: MR0 Device Feature 0 (MA[7:0] = 00h)

Table 15: MR0 Op-Code BIt Definitions

Notes: 1. RZQI will be set upon completion of the MRW ZQ INITIALIZATION CALIBRATION command.

- 2. If ZQ is connected to V_{DDCA} to set default calibration, OP[4:3] must be set to 01. If ZQ is not connected to V_{DDCA} , either OP[4:3] = 01 or OP[4:3] = 10 may indicate a ZQ pin assembly error.
- 3. In the case of a possible assembly error, the device will default to factory trim settings for R_{ON} and will ignore ZQ CALIBRATION commands. In either case, the system may not function as intended.
- 4. If the ZQ self-test returns a value of 11b, it indicates that the device has detected a resistor connection to the ZQ pin. However, that result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limit of 240 Ω ±1%.

Table 16: MR1 Device Feature 1 (MA[7:0] = 01h)

Table 17: MR1 Op-Code Bit Definitions

Notes: 1. The programmed value in the *n*WR register is the number of clock cycles that determine when to start the internal precharge operation for a WRITE burst with AP enabled. It is determined by RU (tWR/tCK).

2. The range of *n*WR is extended (MR2 OP[4] = 1) by using an extra bit (*n*WRE) in MR2.

Table 18: Burst Sequence

Note: 1. C0 input is not present on CA bus; it is implied zero.

Table 19: MR2 Device Feature 2 (MA[7:0] = 02h)

Table 20: MR2 Op-Code Bit Definitions

Notes: 1. See MR0 OP7. 2. See MR0 OP6.

Table 21: LPDDR3 READ and WRITE Latency

Table 22: MR3 I/O Configuration 1 (MA[7:0] = 03h)

Table 23: MR3 Op-Code Bit Definitions

Table 24: MR4 Device Temperature (MA[7:0] = 04h)

Table 25: MR4 Op-Code Bit Definitions

Notes: 1. A mode register read from MR4 will reset OP7 to 0.

- 2. OP7 is reset to 0 at power-up.
- 3. If OP2 = 1, the device temperature is greater than 85˚C.
- 4. OP7 is set to 1 if OP[2:0] has changed at any time since the last MR4 read.
- 5. The device might not operate properly when OP[2:0] = 000b or 111b.
- 6. For the specified operating temperature range and maximum operating temperature, refer to the Operating Temperature Range table.

256-Ball, Dual-Channel Mobile LPDDR3 SDRAM Standard Mode Register Definition

- 7. LPDDR3 devices must be derated by adding 1.875ns to the following core timing parameters: ^tRCD, ^tRC, ^tRAS, ^tRP, and ^tRRD. The ^tDQSCK parameter must be derated as specified in the AC Timing table. Prevailing clock frequency specifications and related setup and hold timings remain unchanged.
- 8. The recommended frequency for reading MR4 is provided in the Temperature Sensor section.

Table 26: MR5 Basic Configuration 1 (MA[7:0] = 05h)

Table 27: MR5 Op-Code Bit Definitions

Table 28: MR6 Basic Configuration 2 (MA[7:0] = 06h)

Note: 1. MR6 is vendor-specific.

Table 29: MR6 Op-Code Bit Definitions

Table 30: MR7 Basic Configuration 3 (MA[7:0] = 07h)

Table 31: MR7 Op-Code Bit Definitions

Note: 1. MR7 is vendor-specific.

Table 32: MR8 Basic Configuration 4 (MA[7:0] = 08h)

Table 33: MR8 Op-Code Bit Definitions

Table 34: MR9 Test Mode (MA[7:0] = 09h)

Table 35: MR10 Calibration (MA[7:0] = 0Ah)

Table 36: MR10 Op-Code Bit Definitions

Notes 1–4 apply to entire table

- Notes: 1. The device ignores calibration commands when a reserved value is written into MR10.
	- 2. See AC Timing table for the calibration latency.
		- 3. If ZQ is connected to V_{SSCA} through R_{ZO} , either the ZQ calibration function (see MRW ZQ CALIBRATION Command) or default calibration (through the ZQ RESET command) is supported. If ZQ is connected to V_{DDCA} , the device operates with default calibration and ZQ CALIBRATION commands are ignored. In both cases, the ZQ connection must not change after power is supplied to the device.
		- 4. Devices that do not support calibration ignore the ZQ CALIBRATION command.

Table 37: MR11 ODT Control (MA[7:0] = 0Bh)

Table 38: MR11 Op-Code Bit Definitions

Note: 1. RZQ/4 is supported for LPDDR3-1866 and LPDDR3-2133 devices. RZQ/4 support is optional for LPDDR3-1333 and LPDDR3-1600 devices. Consult Micron specifications for RZQ/4 support for LPDDR3-1333 and LPDDR3-1600.

Table 39: MR16 PASR Bank Mask (MA[7:0] = 010h)

Table 40: MR16 Op-Code Bit Definitions

Table 41: MR17 PASR Segment Mask (MA[7:0] = 011h)

Table 42: MR17 PASR Segment Mask Definitions

Table 43: MR17 PASR Row Address Ranges in Masked Segments

Notes: $1. X = "Don't Care"$ for the designated segment.

2. No memory present at addresses with R13 = R14 = HIGH. Segment masks 6 and 7 are ignored.

Table 44: MR63 RESET (MA[7:0] = 3Fh) – MRW Only

Note: 1. For additional information on MRW RESET, see the Mode Register Write (MRW) section.

PDF: 09005aef8638d789
256b_14x14_2ch_16-32gb_v01m_mobile-lpddr3.pdf – Rev. C 9/15 EN

Table 45: Reserved Mode Registers

Note: 1. DNU = Do not use; RVU = Reserved for vendor use.

Commands and Timing

The setup and hold timings shown in the figures below apply for all commands.

Figure 11: Command and Input Setup and Hold

Note: 1. Setup and hold conditions also apply to the CKE pin. For timing diagrams related to the CKE pin, see the Power-Down section.

Figure 12: CKE Input Setup and Hold

- Notes: 1. After CKE is registered LOW, the CKE signal level is maintained below V_{ILCKE} for ^tCKE specification (LOW pulse width).
	- 2. After CKE is registered HIGH, the CKE signal level is maintained above $V_{\sf HKKE}$ for ^tCKE (HIGH pulse width).

ACTIVATE Command

The ACTIVATE command is issued by holding CS_n LOW, CA0 LOW, and CA1 HIGH at the rising edge of the clock. The bank addresses BA[2:0] are used to select the desired bank. Row addresses are used to determine which row to activate in the selected bank. The ACTIVATE command must be applied before any READ or WRITE operation can be executed. The device can accept a READ or WRITE command at ^tRCD after the ACTI-VATE command is issued. After a bank has been activated, it must be precharged before another ACTIVATE command can be applied to the same bank. The bank active and precharge times are defined as ^tRAS and ^tRP, respectively. The minimum time interval between successive ACTIVATE commands to the same bank is determined by the RAS cycle time of the device (^tRC). The minimum time interval between ACTIVATE commands to different banks is ^tRRD.

Figure 13: ACTIVATE Command

Note: 1. A PRECHARGE ALL command uses ^tRPab timing, and a single-bank PRECHARGE command uses ^tRPpb timing. In this figure, ^tRP denotes either an all-bank PRECHARGE or a single-bank PRECHARGE.

8-Bank Device Operation

Certain restrictions must be taken into consideration when operating 8-bank devices; one restricts the number of sequential ACTIVATE commands that can be issued and one provides additional RAS precharge time for a PRECHARGE ALL command.

The 8-Bank Device Sequential Bank Activation Restriction: No more than four banks can be activated (or refreshed, in the case of REFpb) in a rolling ^tFAW window. The number of clocks in a ^tFAW period depends on the clock frequency, which may vary. If the clock frequency is not changed over this period, convert to clocks by dividing ^tFAW[ns] by ^tCK[ns] and then rounding up to the next integer value. As an example of the rolling window, if RU(^tFAW/^tCK) is 10 clocks, and an ACTIVATE command is issued in clock *n*, no more than three further ACTIVATE commands can be issued at or between clock $n + 1$ and $n + 9$. REFpb also counts as bank activation for purposes of ^tFAW. If the clock is changed during the ^tFAW period, the rolling ^tFAW window may be calculated in clock cycles by adding together the time spent in each clock period. The 'FAW requirement is met when the previous *n* clock cycles exceeds the ^tFAW time.

The 8-Bank Device PRECHARGE ALL Provision: ^t RP for a PRECHARGE ALL command must equal ^tRPab, which is greater than ^tRPpb.

Figure 14: ^t FAW Timing

Read and Write Access Modes

After a bank is activated, a READ or WRITE command can be issued with CS_n LOW, CA0 HIGH, and CA1 LOW at the rising edge of the clock. CA2 must also be defined at this time to determine whether the access cycle is a READ operation (CA2 HIGH) or a WRITE operation (CA2 LOW). A single READ or WRITE command initiates a burst READ or burst WRITE operation on successive clock cycles. Burst interrupts are not allowed.

Burst READ Command

The burst READ command is initiated with CS_n LOW, CA0 HIGH, CA1 LOW, and CA2 HIGH at the rising edge of the clock. The command address bus inputs, CA5r–CA6r and CA1f–CA9f, determine the starting column address for the burst. The read latency (RL) is defined from the rising edge of the clock on which the READ command is issued to the rising edge of the clock from which the ^tDQSCK delay is measured. The first valid data is available RL \times ^tCK + ^tDQSCK + ^tDQSQ after the rising edge of the clock when the READ command is issued. The data strobe output is driven LOW ^tRPRE before the first valid rising strobe edge. The first bit of the burst is synchronized with the first rising edge of the data strobe. Each subsequent data-out appears on each DQ pin, edgealigned with the data strobe. The RL is programmed in the mode registers. Pin input timings for the data strobe are measured relative to the crosspoint of DQS_t and its complement, DQS_c.

Figure 15: READ Output Timing

Note: 1. ^tDQSCK can span multiple clock periods.

Figure 16: Burst READ – RL = 12, BL = 8, ^t DQSCK > ^t CK

Figure 17: Burst READ – RL = 12, BL = 8, ^t DQSCK < ^t CK

The minimum time from the burst READ command to the burst WRITE command is defined by the read latency (RL) and the burst length (BL). Minimum READ-to-WRITE latency is RL + RU(^tDQSCK(MAX)/^tCK) + BL/2 + 1 - WL clock cycles.

Figure 19: Seamless Burst READ – RL = 6, BL = 8, ^t CCD = 4

The seamless burst READ operation is supported by enabling a READ command at every fourth clock cycle for BL = 8 operation. This operation is supported as long as the banks are activated, whether the accesses read the same or different banks.

t DQSCK Delta Timing

To allow the system to track variations in ^t DQSCK output across multiple clock cycles, three parameters are provided: ^t DQSCKDL (delta long), ^t DQSCKDM (delta medium), and ^tDQSCKDS (delta short). Each of these parameters defines the change in ^tDQSCK over a short, medium, or long rolling window, respectively. The definition for each t DQSCK-delta parameter is shown in the figures below.

Figure 20: ^t DQSCKDL Timing

2. ^t DQSCKDL (MAX) is defined as the maximum of ABS (^t DQSCK*n* - ^t DQSCK*m*) for any (t DQSCK*n*, t DQSCK*m*) pair within any 32ms rolling window.

Figure 21: ^t DQSCKDM Timing

2. ^t DQSCKDM (MAX) is defined as the maximum of ABS (^t DQSCK*n* - ^t DQSCK*m*) for any (^tDQSCK*n*, ^tDQSCK*m*) pair within any 1.6μs rolling window.

Figure 22: ^t DQSCKDS Timing

2. ^t DQSCKDS (MAX) is defined as the maximum of ABS (^t DQSCK*n* - ^t DQSCK*m*) for any (t DQSCK*n*, t DQSCK*m*) pair for READs within a consecutive burst, within any 160ns rolling window.

Burst WRITE Command

The burst WRITE command is initiated with CS_n LOW, CA0 HIGH, CA1 LOW, and CA2 LOW at the rising edge of the clock. The command address bus inputs, CA5r–CA6r and CA1f–CA9f, determine the starting column address for the burst. Write latency (WL) is defined from the rising edge of the clock on which the WRITE command is issued to the rising edge of the clock from which the ^tDQSS delay is measured. The first valid data must be driven WL \times ^tCK + ^tDQSS from the rising edge of the clock from which the WRITE command is issued. The data strobe signals (DQS) must be driven as shown in [Figure 25](#page-52-0) (page 53). The burst cycle data bits must be applied to the DQ pins ^tDS prior to the associated edge of the DQS and held valid until ^tDH after that edge. Burst data is sampled on successive edges of the DQS t until the burst length is completed. After a burst WRITE operation, ^tWR must be satisfied before a PRECHARGE command to the same bank can be issued. Pin input timings are measured relative to the crosspoint of DQS t and its complement, DQS c.

Figure 23: Data Input (WRITE) Timing

Figure 24: Burst WRITE

Figure 25: Method for Calculating ^t WPRE Transitions and Endpoints

Figure 26: Method for Calculating ^t WPST Transitions and Endpoints

- Notes: 1. The minimum number of clock cycles from the burst WRITE command to the burst READ command for any bank is $[WL + 1 + BL/2 + RU(^tWTR/^tCK)].$
	- 2. WTR starts at the rising edge of the clock after the last valid input data.

Figure 28: Seamless Burst WRITE – WL = 4, BL = 8, ^t CCD = 4

Write Data Mask

LPDDR3 devices support one write data mask (DM) pin for each data byte (DQ), which is consistent with LPDDR2 devices. Each DM can mask its respective DQ for any given cycle of the burst. Data mask timings match data bit timing, but are inputs only. Internal data mask loading is identical to data bit loading to ensure matched system timing.

Figure 29: Data Mask Timing

Figure 30: Write Data Mask – Second Data Bit Masked

PRECHARGE Command

The PRECHARGE command is used to precharge or close a bank that has been activated. The PRECHARGE command is initiated with CS_n LOW, CA0 HIGH, CA1 HIGH, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The PRECHARGE command can be used to precharge each bank independently or all banks simultaneously. The AB flag and the bank address bits BA0, BA1, and BA2 are used to determine which bank(s) to precharge. The precharged bank(s) will be available for subsequent row access ^tRPab after an all-bank PRECHARGE command is issued, or ^tRPpb after a single-bank PRE-CHARGE command is issued.

To ensure that LPDDR3 devices can meet the instantaneous current demand required to operate, the row precharge time ('RP) for an all bank PRECHARGE ('RPab) will be longer than the row precharge time for a single-bank PRECHARGE ('RPpb). ACTIVATE to PRECHARGE timing is shown in the ACTIVATE Command figure.

Table 46: Bank Selection for PRECHARGE by Address Bits

Burst READ Operation Followed by PRECHARGE

For the earliest possible precharge, the PRECHARGE command can be issued BL/2 clock cycles after a READ command. A new bank ACTIVATE command can be issued to the same bank after the row precharge time ('RP) has elapsed. A PRECHARGE command cannot be issued until after ^tRAS is satisfied.

For LPDDR3 devices, the minimum READ-to-PRECHARGE time ('RTP) must also satisfy a minimum analog time from the rising clock edge that initiates the last 8-bit prefetch of a READ command. ^tRTP begins BL/2 - 4 clock cycles after the READ command. For LPDDR3 READ-to-PRECHARGE timings, see the PRECHARGE and Auto Precharge Clarification table.

Figure 31: Burst READ Followed by PRECHARGE – BL = 8, RU(^t RTP(MIN)/^t CK) = 2

Burst WRITE Followed by PRECHARGE

For WRITE cycles, a WRITE recovery time ('WR) must be provided before a PRECHARGE command can be issued. This delay is referenced from the last valid burst input data to the completion of the burst WRITE. The PRECHARGE command must not be issued prior to the ^tWR delay. For LPDDR3 WRITE-to-PRECHARGE timings, see the PRE-CHARGE and Auto Precharge Clarification table.

LPDDR3 devices write data to the array in prefetch multiples (prefetch $= 8$). An internal WRITE operation can begin only after a prefetch group has been completely latched, so t WR starts at prefetch bondaries.

The minimum WRITE-to-PRECHARGE time for commands to the same bank is WL + $BL/2 + 1 + RU(^tWR/^tCK)$ clock cycles.

Figure 32: Burst WRITE Followed by PRECHARGE – BL = 8

Auto Precharge

Before a new row can be opened in an active bank, the active bank must be precharged using either the PRECHARGE command or the auto precharge function. When a READ or WRITE command is issued to the device, the AP bit (CA0f) can be set to enable the active bank to automatically begin precharge at the earliest possible moment during the burst READ or WRITE cycle.

If AP is LOW when the READ or WRITE command is issued, a normal READ or WRITE burst operation is executed and the bank remains active at the completion of the burst.

If AP is HIGH when the READ or WRITE command is issued, the auto precharge function is engaged. This feature enables the PRECHARGE operation to be partially or completely hidden during burst READ cycles (dependent upon READ or WRITE latency), thus improving system performance for random data access.

Burst READ with Auto Precharge

If AP (CA0f) is HIGH when a READ command is issued, the READ with auto precharge function is engaged. The device starts an auto precharge on the rising edge of the clock, BL/2 or BL/2 - 4 + RU('RTP/'CK) clock cycles later than the READ with auto precharge command, whichever is greater. For LPDDR3 auto precharge calculations, see the PRE-CHARGE and Auto Precharge Clarification table.

Following an auto precharge operation, an ACTIVATE command can be issued to the same bank if the following two conditions are satisfied simultaneously:

- The RAS precharge time ('RP) has been satisfied from the clock at which the auto precharge begins.
- The RAS cycle time ('RC) from the previous bank activation has been satisfied.

Figure 33: LPDDR3 – Burst READ with Auto Precharge

Burst WRITE with Auto Precharge

If AP (CA0f) is HIGH when a WRITE command is issued, the WRITE with auto precharge function is engaged. The device starts an auto precharge at the clock rising edge ^tWR cycles after the completion of the burst WRITE.

Following a WRITE with auto precharge, an ACTIVATE command can be issued to the same bank if the following two conditions are met:

- The RAS precharge time ('RP) has been satisfied from the clock at which the auto precharge begins.
- The RAS cycle time ('RC) from the previous bank activation has been satisfied.

Figure 34: Burst WRITE with Auto Precharge – BL = 8

256-Ball, Dual-Channel Mobile LPDDR3 SDRAM PRECHARGE Command

Table 47: PRECHARGE and Auto Precharge Clarification

- Notes: 1. For a given bank, the PRECHARGE period should be counted from the latest PRECHARGE command, which will be either a one-bank PRECHARGE command or a PRECHARGE ALL command, issued to that bank. The PRECHARGE period is satisfied after ^tRP, depending on the latest PRECHARGE command issued to that bank.
	- 2. Any command issued during the specified minimum delay time is illegal.
	- 3. After a READ with auto precharge command, seamless READ operations to different banks are supported. After a WRITE with auto precharge command, seamless WRITE operations to different banks are supported. READ with auto precharge and WRITE with auto precharge commands must not be interrupted or truncated.

REFRESH Command

The REFRESH command is initiated with CS_n LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock. Per-bank REFRESH is initiated with CA3 LOW at the rising edge of the clock. All-bank REFRESH is initiated with CA3 HIGH at the rising edge of the clock.

A per-bank REFRESH command (REFpb) performs a per-bank REFRESH operation to the bank scheduled by the bank counter in the memory device. The bank sequence for per-bank REFRESH is fixed to be a sequential round-robin: 0-1-2-3-4-5-6-7-0-1-.... The bank count is synchronized between the controller and the SDRAM by resetting the bank count to zero. Synchronization can occur upon issuing a RESET command or at every exit from self refresh.

A bank must be idle before it can be refreshed. The controller must track the bank being refreshed by the per-bank REFRESH command.

The REFpb command must not be issued to the device until the following conditions have been met (see the REFRESH Command Scheduling Separation Requirements table):

- ^t RFCab has been satisfied after the prior REFab command
- ^t RFCpb has been satisfied after the prior REFpb command
- ^t RP has been satisfied after the prior PRECHARGE command to that bank
- ^t RRD has been satisfied after the prior ACTIVATE command (if applicable, for example after activating a row in a different bank than the one affected by the REFpb command)

The target bank is inaccessible during per-bank REFRESH cycle time ('RFCpb); however, other banks within the device are accessible and can be addressed during the cycle. During the REFpb operation, any of the banks other than the one being refreshed can be maintained in an active state or accessed by a READ or WRITE command. When the per-bank REFRESH cycle has completed, the affected bank will be in the idle state.

After issuing REFpb, the following conditions must be met (see the REFRESH Command Scheduling Separation Requirements table):

- ^t RFCpb must be satisfied before issuing a REFab command
- ^t RFCpb must be satisfied before issuing an ACTIVATE command to the same bank
- ^t RRD must be satisfied before issuing an ACTIVATE command to a different bank
- ^t RFCpb must be satisfied before issuing another REFpb command

An all-bank REFRESH command (REFab) issues a REFRESH command to all banks. All banks must be idle when REFab is issued (for instance, by issuing a PRECHARGE ALL command prior to issuing an all-bank REFRESH command). REFab also synchronizes the bank count between the controller and the SDRAM to zero. The REFab command must not be issued to the device until the following conditions have been met (see the REFRESH Command Scheduling Separation Requirements table):

- ^t RFCab has been satisfied following the prior REFab command
- ^t RFCpb has been satisfied following the prior REFpb command
- ^t RP has been satisfied following the prior PRECHARGE commands

When an all-bank REFRESH cycle has completed, all banks will be idle. After issuing RE-Fab:

- ^t RFCab latency must be satisfied before issuing an ACTIVATE command
- ^t RFCab latency must be satisfied before issuing a REFab or REFpb command

Table 48: REFRESH Command Scheduling Separation Requirements

Note: 1. A bank must be in the idle state before it is refreshed, so following an ACTIVATE command REFab is prohibited. REFpb is supported only if it affects a bank that is in the idle state.

In general, an all bank REFRESH command needs to be issued to the device regularly every ^tREFI interval. To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided for postponing and pulling in the refresh command. A maximum of eight REFRESH commands can be postponed during operation of the device, but at no point in time are more than a total of eight REFRESH commands allowed to be postponed. In the case where eight RE-FRESH commands are postponed in a row, the resulting maximum interval between the surrounding REFRESH commands is limited to $9 \times$ ^tREFI. A maximum of eight additional REFRESH commands can be issued in advance (pulled in), with each one reducing the number of regular REFRESH commands required later by one. Note that pulling in more than eight REFRESH commands in advance does not reduce the number of regular REFRESH commands required later; therefore, the resulting maximum interval between two surrounding REFRESH commands is limited to 9 x ^tREFI. At any given time, a maximum of 16 REFRESH commands can be issued within 2 x ^tREFI.

For per bank refresh, a maximum of 8×8 per bank REFRESH commands can be postponed or pulled in for scheduling efficiency. At any given time, a maximum of $2 \times 8 \times 8$ per bank REFRESH commands may be issued within 2 \times ^tREFI.

Figure 35: REFRESH Command Timing

- Notes: 1. Only NOP commands are allowed after the REFRESH command is registered until ^tRFC (MIN) expires.
	- 2. The time interval between two REFRESH commands may be extended to a maximum of 9 \times ^tREFI.

Figure 36: Postponing REFRESH Commands

Figure 37: Pulling In REFRESH Commands

REFRESH Requirements

Minimum REFRESH Commands

LPDDR3 requires a minimum number, R, of REFRESH (REFab) commands within any rolling refresh window ('REFW = 32ms @ MR4[2:0] = 011 or $T_C \le 85^{\circ}$ C). For actual values per density and the resulting average refresh interval ('REFI), see the Refresh Requirement Parameters (Per Density) table.

For ^tREFW and ^tREFI refresh multipliers at different MR4 settings, see the MR4 Device Temperature (MA[7:0] = 04h) and the MR4 Op-Code Bit Definitions tables.

When using per-bank REFRESH, a REFab command can be replaced by a full cycle of eight REFpb commands.

REFRESH Requirements and Self Refresh

Self refresh mode may be entered with a maximum of eight REFRESH commands being postponed. After exiting self refresh mode with one or more REFRESH commands postponed, additional REFRESH commands may be postponed, but the total number of postponed refresh commands (before and after the self refresh) must never exceed eight. During self refresh mode, the number of postponed or pulled-in REFRESH commands does not change.

An internally timed refresh event can be missed when CKE is raised for exit from self refresh mode. After exiting self refresh, the device requires a minimum of one extra RE-FRESH command before it is put back into self refresh mode.

Figure 38: All-Bank REFRESH Operation

Figure 39: Per-Bank REFRESH Operation

- Notes: 1. In the beginning of this example, the REFpb bank counter points to bank 0.
	- 2. Operations to banks other than the bank being refreshed are supported during the t RFCpb period.

SELF REFRESH Operation

The SELF REFRESH command can be used to retain data in the array, even if the rest of the system is powered-down. When in the self refresh mode, the device retains data without external clocking. The device has a built-in timer to accommodate SELF RE-FRESH operation. The SELF REFRESH command is executed by taking CKE LOW, CS_n LOW, CA0 LOW, CA1 LOW, and CA2 HIGH at the rising edge of the clock. CKE must be HIGH during the clock cycle preceding a SELF REFRESH command. CKE must not go LOW while MRR, MRW, READ, or WRITE operations are in progress.

To ensure that there is enough time to account for internal delay on the CKE signal path, two NOP commands are required after CKE is driven LOW; this timing period is defined as ^tCPDED. CKE LOW will result in deactivation of input receivers after ^tCPDED has expired. After the power-down command is registered, CKE must be held LOW to keep the device in self refresh mode.

Mobile LPDDR3 devices can operate in self refresh mode in both the standard and extended temperature ranges. These devices also manage self refresh power consumption when the operating temperature changes, resulting in the lowest possible power consumption across the operating temperature range. See the I_{DD} Specification Parameters and Operating Conditions table for details.

After the device has entered self refresh mode, all external signals other than CKE are "Don't Care." For proper SELF REFRESH operation, power supply pins $(V_{DD1}, V_{DD2}$, V_{DDO} , and V_{DDCA}) must be at valid levels. V_{DDO} can be turned off during self refresh. If V_{DDO} is turned off, V_{REFDO} must also be turned off. Prior to exiting self refresh, both V_{DDQ} and V_{REFDQ} must be within their respective minimum/maximum operating ranges (see AC and DC Operating Conditions). V_{REFDO} can be at any level between 0 and V_{DDO} ; V_{REFCA} can be at any level between 0 and V_{DDCA} during self refresh.

Before exiting self refresh, V_{REFDO} and V_{REFCA} must be within specified limits (see the AC and DC Logic Input Measurement Levels for Single-Ended Signals section). After entering self refresh mode, the device initiates at least one all-bank REFRESH command internally during ^tCKESR. The clock is internally disabled during SELF REFRESH operation to save power. The device must remain in self refresh mode for at least ^tCKESR. The user can change the external clock frequency or halt the external clock one clock after self refresh entry is registered; however, the clock must be restarted and stable before the device can exit SELF REFRESH operation.

Exiting self refresh requires a series of commands. First, the clock must be stable prior to CKE returning HIGH. After the self refresh exit is registered, a minimum delay, at least equal to the self refresh exit interval ('XSR), must be satisfied before a valid command can be issued to the device. This provides completion time for any internal refresh in progress. For proper operation, CKE must remain HIGH throughout 'XSR. NOP commands must be registered on each rising clock edge during ^t XSR. For the description of ODT operation and specifications during self-refresh entry and exit, see "On Die Termination" section.

Using self refresh mode introduces the possibility that an internally timed refresh event could be missed when CKE is driven HIGH for exit from self refresh mode. Upon exiting self refresh, at least one REFRESH command (one all-bank command or eight per-bank commands) must be issued before issuing a subsequent SELF REFRESH command.

Figure 40: SELF REFRESH Operation

- Notes: 1. Input clock frequency can be changed or stopped during self refresh, provided that upon exiting self-refresh, a minimum of two cycles of stable clocks are provided, and the clock frequency is between the minimum and maximum frequencies for the particular speed grade.
	- 2. The device must be in the all-banks-idle state prior to entering self refresh mode.
	- 3. tXSR begins at the rising edge of the clock after CKE is driven HIGH.
	- 4. A valid command can be issued only after ^tXSR is satisfied. NOPs must be issued during t XSR.

Partial-Array Self Refresh (PASR) – Bank Masking

LPDDR3 SDRAMs comprise eight banks. Each bank can be configured independently whether or not a SELF REFRESH operation will occur in that bank. One 8-bit mode register (accessible via the MRW command) is assigned to program the bank-masking status of each bank up to eight banks. For bank-masking bit assignments, see the MR16 PASR Bank Mask (MA[7:0] = 010h) and MR16 Op-Code Bit Definitions tables.

The mask bit to the bank enables or disables a refresh operation of the entire memory space within the bank. If a bank is masked using the bank-mask register, a REFRESH operation to the entire bank is blocked, and bank data retention is not guaranteed in self refresh mode. To enable a REFRESH operation to a bank, the corresponding bank mask bit must be programmed as "unmasked." When a bank mask bit is unmasked, the array space being refreshed within that bank is determined by the programmed status of the segment mask bits.

Partial-Array Self Refresh – Segment Masking

Programming segment-mask bits is similar to programming bank-mask bits. Eight segments are used for masking (see the MR17 PASR Segment Mask (MA[7:0] = 011h) and MR17 PASR Segment Mask Definitions tables). A mode register is used for programming segment-mask bits up to eight bits.

When the mask bit to an address range (represented as a segment) is programmed as "masked," a REFRESH operation to that segment is blocked. Conversely, when a segment mask bit to an address range is unmasked, refresh to that segment is enabled.

A segment-masking scheme can be used in place of or in combination with a bankmasking scheme. Each segment mask bit setting is applied across all banks. For segment-masking bit assignments, see the MR17 PASR Segment Mask (MA[7:0] = 011h) and MR17 PASR Segment Mask Definitions tables.

Table 49: Bank- and Segment-Masking Example

Note: 1. This table provides values for an eight-bank device with REFRESH operations masked to banks 1 and 7 and to segments 2 and 7.

MODE REGISTER READ

The MODE REGISTER READ (MRR) command is used to read configuration and status data from SDRAM mode registers. The MRR command is initiated with CS_n LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 HIGH at the rising edge of the clock. The mode register is selected by CA1f–CA0f and CA9r–CA4r. The mode register contents are available on the first data beat of DQ[7:0] after $RL \times {}^tCK + {}^tDQSCK + {}^tDQSQ$ and following the rising edge of the clock where MRR is issued. Subsequent data beats contain valid but undefined content, except in the case of the DQ calibration function, where subsequent data beats contain valid content as described in the Data Calibration Pattern Description table. All DQS are toggled for the duration of the mode register READ burst.

The MRR command has a burst length of eight. MRR operation (consisting of the MRR command and the corresponding data traffic) must not be interrupted. The MRR command period is ^tMRR.

Figure 41: MRR Timing

- Notes: 1. MRRs to DQ calibration registers MR32 and MR40 are described in the DQ Calibration section.
	- 2. Only the NOP command is supported during ^tMRR.
	- 3. Mode register data is valid only on DQ[7:0] on the first beat. Subsequent beats contain valid but undefined data. DQ[MAX:8] contain valid but undefined data for the duration of the MRR burst.
	- 4. Minimum MRR to write latency is RL + RU(^tDQSCK (MAX)/^tCK) + 8/2 + 1 WL clock cycles.
	- 5. Minimum MRR to MRW latency is RL + RU($(DQSCK (MAX)/CK) + 8/2 + 1$ clock cycles.
	- 6. In this example, $RL = 8$ for illustration purposes only.

After a prior READ command, the MRR command must not be issued before BL/2 clock cycles have completed. Following a WRITE command, the MRR command must not be issued before WL + 1 + BL/2 + RU(^tWTR/^tCK) clock cycles have completed, as READ bursts and WRITE bursts must not be truncated my MRR.

Figure 42: READ to MRR Timing

- Notes: 1. The minimum number of clock cycles from the burst READ command to the MRR command is BL/2.
	- 2. Only the NOP command is supported during ^tMRR.

Figure 43: Burst WRITE Followed by MRR

- Notes: 1. The minimum number of clock cycles from the burst WRITE command to the MRR command is $[WL + 1 + BL/2 + RU(^tWTR/^tCK)].$
	- 2. Only the NOP command is supported during ^tMRR.

MRR Following Idle Power-Down State

Following the idle power-down state, an additional time, ^tMRRI, is required prior to issuing the MODE REGISTER READ (MRR) command. This additional time (equivalent to t RCD) is required in order to maximize power-down current savings by allowing more power-up time for the MRR data path after exit from the idle power-down state.

Figure 44: MRR After Idle Power-Down Exit

Note: 1. Any valid command except MRR.

Temperature Sensor

LPDDR3 devices feature a temperature sensor whose status can be read from MR4. This sensor can be used to determine an appropriate refresh rate, determine whether AC timing derating is required in the extended temperature range, and/or monitor the operating temperature. Either the temperature sensor or the device operating temperature can be used to determine whether operating temperature requirements are being met (see the Operating Temperature Range table).

Temperature sensor data can be read from MR4 using the mode register read protocol. Upon exiting self-refresh or power-down, the device temperature status bits will be no older than ^tTSI.

When using the temperature sensor, the actual device case temperature may be higher than the operating temperature specification that applies for the standard or extended temperature ranges (see the Operating Temperature Range table). For example, T_{CAGE} could be above 85°C when MR4[2:0] equals 011b.

To ensure proper operation using the temperature sensor, applications must accommodate the following table.

Table 50: Temperature Sensor Definitions and Operating Conditions

Parameter	Description	Symbol	Min/Max	Value	Unit
System temperature gradient	Maximum temperature gradient experi- enced by the memory device at the temper- ature of interest over a range of 2°C	TempGradient	MAX	System-dependent	$\rm ^{\circ}C/s$
MR4 READ interval	Time period between MR4 READs from the system	ReadInterval	MAX	System-dependent	ms
Temperature sensor linterval	Maximum delay between internal updates of MR4	ttsi	MAX	32	ms
System response delay	Maximum response time from an MR4 READ to the system response	SysRespDelay	MAX	System-dependent	ms

Table 50: Temperature Sensor Definitions and Operating Conditions (Continued)

These devices accommodate the temperature margin between the point at which the device temperature enters the extended temperature range and the point at which the controller reconfigures the system accordingly. To determine the required MR4 polling frequency, the system must use the maximum TempGradient and the maximum response time of the system according to the following equation:

TempGradient × (ReadInterval + t TSI + SysRespDelay) \leq 2°C

For example, if TempGradient is 10˚C/s, and the SysRespDelay is 1ms:

10°C $\frac{37 \text{ C}}{s} \times$ (ReadInterval + 32ms + 1ms) \leq 2°C

In this case, ReadInterval must not exceed 167ms.

Figure 45: Temperature Sensor Timing

DQ Calibration

LPDDR3 devices feature a DQ calibration function that outputs one of two predefined system timing calibration patterns. An MRR operation to MR32 (pattern A) or and MRR

operation to MR40 (pattern B) will return the specified pattern on DQ0 and DQ8—for x32 devices, on DQ0, DQ8, DQ16 and DQ24.

For x16 devices, DQ[7:1] and DQ[15:9] drive the same information as DQ0 during the MRR burst. For x32 devices, DQ[7:1], DQ[15:9], DQ[23:17], and DQ[31:25] drive the same information as DQ0 during the MRR burst. MRR DQ calibration commands can occur only in the idle state.

Figure 46: MR32 and MR40 DQ Calibration Timing

MODE REGISTER WRITE

The MRW command is used to write configuration data to the mode registers. The MRW command is initiated with CS_n LOW, CA0 LOW, CA1 LOW, CA2 LOW, and CA3 LOW at the rising edge of the clock. The mode register is selected by CA1f–CA0f, CA9r– CA4r. The data to be written to the mode register is contained in CA9f–CA2f. The MRW command period is defined by ^tMRW. Mode register writes to read-only registers have no impact on the functionality of the device.

Figure 47: MODE REGISTER WRITE Timing

Notes: 1. At time Ty, the device is in the idle state.

2. Only the NOP command is supported during tMRW.

MRW can be issued only when all banks are in the idle precharge state. One method of ensuring that the banks are in this state is to issue a PRECHARGE ALL command.

MRW RESET Command

The MRW RESET command brings the device to the device auto initialization (resetting) state in the power-on initialization sequence (see the Voltage Ramp and Device Initialization section). The MRW RESET command can be issued from the idle state. This command resets all mode registers to their default values. After MRW RESET, boot timings must be observed until the device initialization sequence is complete, and the device is in the idle state. Array data is undefined after the MRW RESET command.

If the initialization is to be performed at-speed (greater than the recommended boot clock frequency), then CA training may be necessary to ensure setup and hold timings. As the MRW RESET command is required prior to CA Training, an alternate MRW RE-SET command with an op-code of 0xFCh should be used. This encoding ensures that no transitions occur on the CA bus. Prior to CA training, it is recommended to hold the CA bus stable for one cycle prior to, and one cycle after, the issuance of the MRW RESET command to ensure setup and hold timings on the CA bus.

For MRW RESET timing, see the figure below and see the Voltage Ramp and Initialization Sequence figure.

Table 52: Truth Table for MRR and MRW

Figure 48: MODE REGISTER WRITE Timing for MRW RESET

Note: 1. Optional MRW RESET command and optional CS_n assertion are allowed. When the optional MRW RESET command is used, ^tINIT4 starts at Td'.

MRW ZQ Calibration Commands

The MRW command is used to initiate a ZQ calibration command that calibrates output driver impedance across process, temperature, and voltage. LPDDR3 devices support ZQ calibration.

There are four ZQ calibration commands and related timings: ^t ZQINIT, ^t ZQRESET, tZQCL, and tZQCS. tZQINIT is used for initialization calibration; tZQRESET is used for resetting ZQ to the default output impedance; ^tZQCL is used for long calibration(s); and

t ZQCS is used for short calibration(s). See the MR10 Calibration (MA[7:0] = 0Ah) table for ZQ calibration command code definitions.

The initialization ZQ calibration (ZQINIT) must be performed for LPDDR3. ZQINIT provides an output impedance accuracy of ±15%. After initialization, the ZQ calibration long (ZQCL) can be used to recalibrate the system to an output impedance accuracy of ±15%. A ZQ calibration short (ZQCS) can be used periodically to compensate for temperature and voltage drift in the system.

ZQRESET resets the output impedance calibration to a default accuracy of ±30% across process, voltage, and temperature. This command is used to ensure output impedance accuracy to ±30% when ZQCS and ZQCL commands are not used.

One ZQCS command can effectively correct at least 1.5% (ZQ correction) of output impedance errors within ^tZQCS for all speed bins, assuming the maximum sensitivities specified in the Output Driver Sensitivity Definition and Output Driver Temperature and Voltage Sensitivity tables are met. The appropriate interval between ZQCS commands can be determined using these tables and system-specific parameters.

LPDDR3 devices are subject to temperature drift rate $(T_{driftrate})$ and voltage drift rate (Vdriftrate) in various applications. To accommodate drift rates and calculate the necessary interval between ZQCS commands, apply the following formula:

ZQ_{correction} $(T_{\text{sens}} \times T_{\text{driftrate}}) + (V_{\text{sens}} \times V_{\text{driftrate}})$

Where T_{sens} = MAX (dR_{ON}dT) and V_{sens} = MAX (dR_{ON}dV) define temperature and voltage sensitivities.

For example, if $T_{sens} = 0.75\%$ /°C, $V_{sens} = 0.20\%$ /mV, $T_{\text{driftrate}} = 1\degree$ C/sec, and $V_{\text{driftrate}} = 1\degree$ 15 mV/sec, then the interval between ZQCS commands is calculated as:

$$
\frac{1.5}{(0.75 \times 1) + (0.20 \times 15)} = 0.4s
$$

A ZQ calibration command can be issued only when the device is in the idle state with all banks precharged.

No other activities can be performed on the data bus during calibration periods ('ZQINIT, 'ZQCL, or 'ZQCS). The quiet time on the data bus helps to accurately calibrate output impedance. There is no required quiet time after the ZQRESET command. If multiple devices share a single ZQ resistor, only one device can be calibrating at any given time. After calibration is complete, the ZQ ball circuitry is disabled to reduce power consumption.

In systems sharing a ZQ resistor among devices, the controller must prevent ^tZQINIT, ^tZQCS, and ^tZQCL overlap between the devices. ZQRESET overlap is acceptable. If the ZQ resistor is absent from the system, ZQ must be connected to V_{DDCA} . In this situation, the device must ignore ZQ calibration commands, and the device will use the default calibration settings.

256-Ball, Dual-Channel Mobile LPDDR3 SDRAM MODE REGISTER WRITE

Figure 49: ZQ Timings

Notes: 1. Only the NOP command is supported during ZQ calibration.

2. CKE must be registered HIGH continuously during the calibration period.

3. All devices connected to the DQ bus should be High-Z during the calibration process.

ZQ External Resistor Value, Tolerance, and Capacitive Loading

To use the ZQ calibration function, a 240 Ω (±1% tolerance) external resistor must be connected between the ZQ pin and ground. A single resistor can be used for each device, or one resistor can be shared among multiple devices if the ZQ calibration timings for each device do not overlap. The total capacitive loading on the ZQ pin must be limited (see the Input/Output Capacitance table).

MRW – CA Training Mode

Because CA inputs operate as double data rate, it may be difficult for the memory controller to satisfy CA input setup/hold timings at higher frequency. A CA training mechanism is provided.

CA Training Sequence

- 1. CA training mode entry: MODE REGISTER WRITE command to MR41
- 2. CA training session: Calibrate CA0, CA1, CA2, CA3, CA5, CA6, CA7 and CA8 (see the CA Training Mode Enable [MR41] table)
- 3. CA to DQ mapping change: MODE REGISTER WRITE command to MR48
- 4. Additional CA training session: Calibrate remaining CA pins (CA4 and CA9) (see the CA Training Mode Enable [MR48] table)
- 5. CA training mode exit: MODE REGISTER WRITE command to MR42

Figure 50: CA Training Timing

- Notes: 1. Unused DQ must be valid HIGH or LOW during data output period. Unused DQ may transition at the same time as the active DQ. DQS must remain static and not transition.
	- 2. CA to DQ mapping change via MR 48 omitted here for clarity of the timing diagram. Both MR41 and MR48 training sequences must be completed before exiting the training mode (MR42). To enable a CA to DQ mapping change, CKE must be driven HIGH prior to issuance of the MRW 48 command. (See the steps in the CA Training Sequence section for details.)
	- 3. Because data-out control is asynchronous and will be an analog delay from when all the CA data is available, ^tADR and ^tMRZ are defined from the falling edge of CK.

- 4. It is recommended to hold the CA bus stable for one cycle prior to and one cycle after the issuance of the MRW CA TRAINING ENTRY command to ensure setup and hold timings on the CA bus.
- 5. Optional MRW 41, 48, 42 commands and the CA CALIBRATION command are allowed. To complement these optional commands, optional CS_n assertions are also allowed. All timing must comprehend these optional CS_n assertions: a) ^tADR starts at the falling clock edge after the last registered CS_n assertion; b) ^tCACD, ^tCACKEL, and ^tCAMRD start with the rising clock edge of the last CS_n assertion; c) ^tCAENT and ^tCAEXT need to be met by the first CS_n assertion; and d) ^tMRZ will be met after the falling clock edge following the first CS n assertion with exit (MRW42) command.
- 6. Clock phase may be adjusted in CA training mode while CS_n is HIGH and CKE is LOW, resulting in an irregular clock with shorter/longer periods and pulse widths.

The device may not properly recognize a MODE REGISTER WRITE command at normal operation frequency before CA training is finished. Special encodings are provided for CA training mode enable/disable.

MR41 and MR42 encodings are selected so that rising-edge and falling-edge values are the same. The device will recognize MR41 and MR42 at normal operation frequency even before CA timing adjustments have been made. Calibration data will be output through DQ pins. CA to DQ mapping is described in the CA to DQ mapping (CA training mode enabled with MR41) table.

After timing calibration with MR41 is finished, issue MRW to MR48 and calibrate the remaining CA pins (CA4 and CA9) using (DQ0/DQ1and DQ8/DQ9) as calibration data output pins (see the CA to DQ mapping (CA training mode enabled with MR48) table).

Table 53: CA Training Mode Enable (MR41 (29H, 0010 1001b), OP = A4H (1010 0100b))

Clock Edge	CA ₀	CA1	CA ₂	CA3	CA4	CA ₅	CA6	CA7	CA8	CA ₉
CK rising edge										
CK falling edge						-				

Table 54: CA Training Mode Disable (MR42 (2AH, 0010 1010b), OP = A8H(1010 1000b))

Table 55: CA to DQ Mapping (CA Training Mode Enabled with MR41)

Note: 1. Other DQs must have valid output (either HIGH or LOW).

Table 56: CA Training Mode Enable (MR48 (30H, 0011 0000b), OP = C0H (1100 0000b))

Table 57: CA to DQ Mapping (CA Training Mode Enabled with MR48)

Note: 1. Other DQs must have valid output (either HIGH or LOW).

MRW - Write Leveling Mode

To improve signal integrity performance, the device provides a write-leveling feature to compensate for timing skew, which affects timing parameters such as ^tDQSS, ^tDSS, and t DSH.

The memory controller uses the write-leveling feature to receive feedback from the device, enabling it to adjust the clock-to-data strobe signal relationship for each DQS signal pair. The memory controller performing the leveling must have an adjustable delay setting on the DQS signal pair to align the rising edge of DQS_t signals with that of the clock signal at the DRAM pin. The device asynchronously feeds back CLK, sampled with the rising edge of DQS_t signals. The controller repeatedly delays DQS_t signals until a transition from 0 to 1 is detected. The DQS t signal delay established through this exercise ensures the ^tDQSS specification can be met.

All data bits carry the leveling feedback to the controller (DQ[15:0] for x16 configuration, DQ[31:0] for x32 configuration). All DQS_t signals must be leveled independently.

The device enters write-leveling mode when mode register MR2[7] is set HIGH. When entering write-leveling mode, the state of the DQ pins is undefined. During write-leveling mode, only NOP commands are allowed, or a MRW command to exit the write-leveling operation. Upon completion of the write-leveling operation, the device exits from write-leveling mode when MR2[7] is reset LOW.

The controller drives DQS_t LOW and DQS_c HIGH after a delay of ^tWLDQSEN. After time ^tWLMRD, the controller provides DQS_t signal input, which is used by the DRAM to sample the clock signal driven from the controller. The delay time ^tWLMRD (MAX) is controller-dependent. The DRAM samples the clock input with the rising edge of DQS_t and provides asynchronous feedback on all the DQ bits after time t WLO. The controller samples this information and either increments or decrements the DQS_t and/or DQS c delay settings and launches the next DQS t/DQS c pulse. The sample time and trigger time are controller-dependent. After the following DQS_t/DQS_c transition is sampled, the controller locks the strobe delay settings, and write leveling is achieved for the device.

Figure 51: Write-Leveling Timing

On-Die Termination (ODT)

On-die termination (ODT) is a feature that enables the device to enable/disable and turn on/off termination resistance for each DQ, DQS, and DM signal via the ODT control pin. ODT is designed to improve signal integrity of the memory channel by enabling the DRAM controller to independently turn on/off the internal termination resistance for any or all DRAM devices. The ODT pin directly controls ODT operation and is not sampled by the clock.

ODT is turned off and not supported in self refresh and deep power-down modes. The device will also disable termination during READ operations. ODT operation can be enabled optionally during power-down mode via a mode register. Note that if ODT is enabled during power-down mode, V_{DDO} may not be turned off during power down. The DRAM will also disable termination during READ operations.

A simple functional representation of the ODT feature is shown below.

Figure 52: Functional Representation of On-Die Termination

The switch is enabled by the internal ODT control logic, which uses the external ODT pin and other control information. The value of R_{TT} (ODT termination resistance value) is determined by the settings of several mode register bits. The ODT pin will be ignored if MR11 is programmed to disable ODT in self refresh, in deep power-down, in CKE power-down (mode register option), and during READ operations.

ODT Mode Register

ODT mode is enabled if MR11[1:0] are non-zero. In this case, the value of R_{TT} is determined by the settings of those bits. ODT mode is disabled if MR11[1:0] are zero. MR11[2] determines whether ODT will operate during power-down mode if enabled through MR11[1:0].

Asychronous ODT

When enabled, the ODT feature is controlled asynchronously based on the status of the ODT pin. ODT is off under any of the following conditions:

- ODT is disabled through MR11[1:0]
- Device is performing a READ operation (READ or MRR)
- Device is in power-down mode and MR11[2] is zero
- Device is in self refresh or deep power-down mode
- Device is in CA training mode

In asynchronous ODT mode, the following timing parameters apply when ODT operation is controlled by the ODT pin ^tODToff, ^tODTon.

256-Ball, Dual-Channel Mobile LPDDR3 SDRAM On-Die Termination (ODT)

Minimum R_{TT} turn-on time (^tODTon [MIN]) is the point in time when the device termination circuit leaves High-Z state and ODT resistance begins to turn on. Maximum R_{TT} turn-on time ('ODTon,max) is the point in time when ODT resistance is fully on. 'OD-Ton (MIN) and ^tODTon (MAX) are measured from ODT pin HIGH.

Minimum R_{TT} turn-off time ('ODToff [MIN]) is the point in time when the device termination circuit starts to turn off the ODT resistance. Maximum ODT turn off time ('ODToff [MAX]) is the point in time when the on-die termination has reached High-Z. ^tODToff,min and ^tODToff (MAX) are measured from ODT pin LOW.

ODT During READ Operations (READ or MRR)

During READ operations, the device will disable termination and disable ODT control through the ODT pin. After READ operations are completed, ODT control is resumed through the ODT pin (if ODT mode is enabled).

ODT During Power-Down

When MR11[2] is zero, termination control through the ODT pin will be disabled when the DRAM enters power-down. After a power-down entry is registered, termination will be disabled within a time window specified by ^tODTd (MIN) (MAX). ODT pin control is resumed when power-down is exited (if ODT mode is enabled). Between the POWER-DOWN EXIT command and until t XP is satisfied, termination will transition from disabled to control by the ODT pin. When ^tXP is satisfied, the ODT pin is used to control termination.

Minimum $\rm R_{TT}$ disable time (^tODTd [MIN]) is the point in time when the device termination circuit is no longer controlled by the ODT pin. Maximum ODT disable time ('ODTd [MAX]) is the point in time when ODT will be in High-Z.

When $MR11[2]$ is enabled and $MR11[1:0]$ are non-zero, ODT operation is supported during CKE power-down with ODT control through the ODT pin.

ODT During Self Refresh

The device disables the ODT function during self refresh. After a SELF REFRESH command is registered, termination will be disabled within a time window specified by t ODTd (MIN) (MAX). During self refresh exit, ODT control through the ODT pin is resumed (if ODT mode is enabled). Between the SELF REFRESH EXIT command and until t XSR is satisfied, termination will transition from disabled to control by the ODT pin. When ^tXSR is satisfied, the ODT pin is used to control termination.

ODT During Deep Power-Down

The device disables the ODT function during deep power-down. After a DEEP POWER-DOWN command is registered, termination will be disabled within a time window specified by ^tODTd (MIN) (MAX).

ODT During CA Training and Write Leveling

During CA training mode, the device will disable ODT and ignore the state of the ODT control pin. For ODT operation during write leveling mode, refer to the DRAM Termination Function in Write-Leveling Mode table for termination activation and deactivation for DQ and DQS_t/DQS_c. If ODT is enabled, the ODT pin must be HIGH in write leveling mode.

Table 58: DRAM Termination Function in Write-Leveling Mode

Table 59: ODT States Truth Table

Figure 53: Asynchronous ODT Timing – RL = 12

Figure 54: Automatic ODT Timing During READ Operation – RL = *m*

- Notes: 1. The automatic R_{TT} turn-off delay, ^tAODToff, is referenced from the rising edge of RL 2 clock at T_{m-2} .
	- 2. The automatic R_{TT} turn-on delay, ^tAODTon, is referenced from the rising edge of RL + BL/2 clock at T_{m+4} .

Figure 55: ODT Timing During Power-Down, Self Refresh, Deep Power-Down Entry/Exit

Note: 1. Upon exiting of deep power-down mode, a complete power-up initialization sequence is required.

Power-Down

Power-down is entered synchronously when CKE is registered LOW and CS_n is HIGH at the rising edge of clock. A NOP command must be driven in the clock cycle following the POWER-DOWN command. CKE must not go LOW while MRR, MRW, READ, or WRITE operations are in progress. CKE can go LOW while any other operations, such as ROW ACTIVATION, PRECHARGE, AUTO PRECHARGE, or REFRESH are in progress, but the power-down I_{DD} specification is not applied until such operations are complete.

Entering power-down deactivates the input and output buffers, excluding CKE. To ensure enough time to account for internal delay on the CKE signal path, two NOP commands are required after CKE is driven LOW. this timing period is defined as ^tCPDED. CKE LOW results in deactivation of input receivers after ^tCPDED has expired. In powerdown mode, CKE must be held LOW; all other input signals are "Don't Care." CKE LOW must be maintained until ^tCKE is satisfied, and $\rm{V_{REFCA}}$ must be maintained at a valid level during power-down.

 V_{DDO} can be turned off during power-down. If V_{DDO} is turned off, V_{REFDO} must also be turned off. Prior to exiting power-down, both V_{DDO} and V_{REFDO} must be within their respective minimum/maximum operating ranges (see the AC and DC Operating Conditions section).

No refresh operations are performed in power-down mode. The maximum duration in power-down mode is only limited by the refresh requirements outlined in the REFRESH Command section.

The power-down state is exited when CKE is registered HIGH. The controller must drive CS_n HIGH in conjunction with CKE HIGH when exiting the power-down state. CKE HIGH must be maintained until ^tCKE is satisfied. A valid, executable command can be applied with power-down exit latency ^tXP after CKE goes HIGH. Power-down exit latency is defined in the AC Timing table.

If power-down occurs when all banks are idle, this mode is referred to as idle powerdown; if power-down occurs when a row is active in any bank, this mode is referred to as active power-down. For the description of ODT operation and specifications during power-down entry and exit, see the On-Die Termination section.

Figure 56: Power-Down Entry and Exit Timing

Note: 1. Input clock frequency can be changed or the input clock stopped during power-down, provided that the clock frequency is between the minimum and maximum specified frequencies for the speed grade in use and that prior to power-down exit, a minimum of two stable clocks complete.

Figure 57: CKE Intensive Environment

Figure 58: REFRESH to REFRESH Timing in CKE Intensive Environments

Note: 1. The pattern shown can repeat over an extended period of time. With this pattern, all AC and DC timing and voltage specifications with temperature and voltage drift are ensured.

Figure 59: READ to Power-Down Entry

- Notes: 1. CKE must be held HIGH until the end of the burst operation.
	- 2. CKE can be registered LOW at {RL + RU[^tDQSCK(MAX)/^tCK] + BL/2 + 1} clock cycles after the clock on which the READ command is registered.

Figure 60: READ with Auto Precharge to Power-Down Entry

- Notes: 1. CKE must be held HIGH until the end of the burst operation. 2. CKE can be registered LOW at [RL + RU(^tDQSCK/^tCK) + BL/2 + 1] clock cycles after the clock on which the READ command is registered.
	- 3. BL/2 with t RTP = 7.5ns and t RAS (MIN) is satisfied.
	- 4. Start internal PRECHARGE.

Figure 61: WRITE to Power-Down Entry

Figure 62: WRITE with Auto Precharge to Power-Down Entry

2. Start internal PRECHARGE.

Figure 63: REFRESH Command to Power-Down Entry

Note: 1. CKE can go LOW ^tIHCKE after the clock on which the REFRESH command is registered.

Figure 64: ACTIVATE Command to Power-Down Entry

Figure 65: PRECHARGE Command to Power-Down Entry

Note: 1. CKE can go LOW ^tIHCKE after the clock on which the PRECHARGE command is registered.

Figure 66: MRR Power-Down Entry

Figure 67: MRW Command to Power-Down Entry

Note: 1. CKE can be registered LOW ^tMRW after the clock on which the MRW command is registered.

Deep Power-Down

Deep power-down (DPD) is entered when CKE is registered LOW with CS_n LOW, CA0 HIGH, CA1 HIGH, and CA2 LOW at the rising edge of the clock. All banks must be in the idle state with no activity on the data bus prior to entering DPD mode. During DPD, CKE must be held LOW. The contents of the device will be lost upon entering DPD mode.

In DPD mode, all input buffers except CKE, all output buffers, and the power supply to internal circuitry are disabled within the device. To ensure that there is enough time to account for internal delay on the CKE signal path, two NOP commands are required after CKE is driven LOW; this timing period is defined as ^tCPDED. CKE LOW will result in deactivation of command and address receivers after ^tCPDED has expired. VREFDQ can be at any level between 0 and V_{DDQ} , and V_{REFCA} can be at any level between 0 and V_{DDCA} during DPD. All power supplies, including V_{REF} , must be within the specified limits prior to exiting DPD (see AC and DC Operating Conditions).

256-Ball, Dual-Channel Mobile LPDDR3 SDRAM Input Clock Frequency Changes and Stop Events

DPD mode is exited when CKE is registered HIGH while meeting ^tISCKE, and the clock must be stable. The device must be fully reinitialized using the power-up initialization sequence. For a description of ODT operation and specifications during DPD entry and exit, see the ODT During Deep Power-Down section.

Figure 68: Deep Power-Down Entry and Exit Timing

2. ^tINIT3 and Tx + 1 refer to timings in the initialization sequence. For details, see the Mode Register Definition section.

Input Clock Frequency Changes and Stop Events

Input Clock Frequency Changes and Clock Stop with CKE LOW

During CKE LOW, the device supports input clock frequency changes and clock stop under the following conditions:

- Refresh requirements are met
- Only REFab or REFpb commands can be in process
- Any ACTIVATE or PRECHARGE commands have completed prior to changing the frequency
- Related timing conditions, ^tRCD and ^tRP, have been met prior to changing the frequency
- The initial clock frequency must be maintained for a minimum of two clock cycles after CKE goes LOW
- The clock satisfies ^tCH(abs) and ^tCL(abs) for a minimum of two clock cycles prior to CKE going HIGH

For input clock frequency changes, ^tCK (MIN) and ^tCK (MAX) must be met for each clock cycle.

After the input clock frequency changes and CKE is held HIGH, additional MRW commands may be required to set the WR, RL, and so on. These settings may require adjustment to meet minimum timing requirements at the target clock frequency.

For clock stop, CK t is held LOW and CK c is held HIGH.

Input Clock Frequency Changes and Clock Stop with CKE HIGH

During CKE HIGH, the device supports input clock frequency changes and clock stop under the following conditions:

- Refresh requirements are met
- Any ACTIVATE, READ, WRITE, PRECHARGE, MRW, or MRR commands have completed, including any associated data bursts, prior to changing the frequency
- Related timing conditions, ^tRCD, ^tWR, ^tWRA, ^tRP, ^tMRW, ^tMRR, and so on, are met
- CS_n must be held HIGH
- Only REFab or REFpb commands can be in process

The device is ready for normal operation after the clock satisfies ^tCH(abs) and ^tCL(abs) for a minimum of $2 \times {}^t C K + {}^t X P$.

After the input clock frequency changes, ^tCK (MIN) and ^tCK (MAX) must be met for each clock cycle.

After the input clock frequency changes, additional MRW commands may be required to set the WR, RL, and so on. These settings may require adjustment to meet minimum timing requirements at the target clock frequency.

For clock stop, CK t is held LOW and CK c is held HIGH.

NO OPERATION Command

The NO OPERATION (NOP) command prevents the device from registering any unwanted commands issued between operations. A NOP command can be issued only at clock cycle *n* when the CKE level is constant for clock cycle *n* - 1 and clock cycle *n*. A NOP command has two possible encodings:

1. CS_n HIGH at the clock rising edge *n*.

2. CS_n LOW with CA0, CA1, CA2 HIGH at the clock rising edge *n*.

The NOP command does not terminate a previous operation that is still in process, such as a READ burst or WRITE burst cycle.

Truth Tables

Truth tables provide complementary information to the state diagram. They also clarify device behavior and applicable restrictions when considering the actual state of the banks.

Unspecified operations and timings are illegal. To ensure proper operation after an illegal event, the device must be powered down and then restarted using the specified initialization sequence before normal operation can continue.

Table 60: Command Truth Table

Notes 1–13 apply to entire table

Table 60: Command Truth Table (Continued)

Notes 1–13 apply to entire table

Notes: 1. All commands are defined by the current state of CS_n, CA0, CA1, CA2, CA3, and CKE at the rising edge of the clock.

- 2. Bank addresses (BA) determine which bank will be operated upon.
- 3. AP HIGH during a READ or WRITE command indicates that an auto precharge will occur to the bank associated with the READ or WRITE command.
- 4. X indicates a "Don't Care" state, with a defined logic level, either HIGH (H) or LOW (L). For PD, SREF and DPD, CS_n, CK can be floated after ^tCPDED has been met and until the required exit procedure is initiated as described in their respective entry/exit procedures.
- 5. Self refresh exit and DPD exit are asynchronous.
- 6. V_{REF} must be between 0 and V_{DDO} during SREF and DPD operation.
- 7. CAxr refers to command/address bit "x" on the rising edge of clock.
- 8. CAxf refers to command/address bit "x" on the falling edge of clock.
- 9. CS_n and CKE are sampled on the rising edge of the clock.
- 10. The least significant column address C0 is not transmitted on the CA bus, and is inferred to be zero.
- 11. AB HIGH during a PRECHARGE command indicates that an all-bank precharge will occur. In this case, bank address is a "Don't Care."
- 12. RFU needs to input H or L (defined logic level).
- 13. When CS_n is HIGH, the CA bus can be floated.

Table 61: CKE Truth Table

Notes 1–5 apply to entire table; $L = LOW$; $H = HIGH$; $X = H$ Don't Care"

Table 61: CKE Truth Table (Continued)

Notes 1–5 apply to entire table; $L = LOW$; $H = HIGH$; $X = H$ Don't Care"

Notes: 1. Current state is the state of the device immediately prior to clock edge *n*.

- 2. All states and sequences not shown are illegal or reserved unless explicitly described elsewhere in this document.
- 3. CKE*n* is the logic state of CKE at clock rising edge *n*; CKE*n*-1 was the state of CKE at the previous clock edge.
- 4. CS_n is the logic state of CS_n at the clock rising edge *n*.
- 5. Command *n* is the command registered at clock edge *n*, and operation *n* is a result of command *n*.
- 6. Power-down exit time ('XP) must elapse before any command other than NOP is issued.
- 7. The clock must toggle at least twice prior to the ^tXP period.
- 8. Upon exiting the resetting power-down state, the device will return to the idle state if t_{INIT5} has expired.
- 9. The DPD exit procedure must be followed as described in Deep Power-Down.
- 10. Self refresh exit time ('XSR) must elapse before any command other than NOP is issued.
- 11. The clock must toggle at least twice prior to the ^tXSR time.
- 12. In the case of ODT disabled, all DQ output must be High-Z. In the case of ODT enabled, all DQ must be terminated to V_{DDO} .

Table 62: Current State Bank *n* **to Command to Bank** *n* **Truth Table**

Notes 1–5 apply to entire table

Table 62: Current State Bank *n* **to Command to Bank** *n* **Truth Table (Continued)**

Notes 1–5 apply to entire table

Notes: 1. Values in this table apply when both CKEn -1 and CKEn are HIGH, and after ^tXSR or ^tXP has been met, if the previous state was power-down.

- 2. All states and sequences not shown are illegal or reserved.
- 3. Current state definitions:

4. The states listed below must not be interrupted by a command issued to the same bank. NOP commands or supported commands to the other bank should be issued on any clock edge occurring during these states. Supported commands to the other banks are determined by that bank's current state, and the definitions given in the table: Current State Bank *n* to Command to Bank *m*.

5. The states listed below must not be interrupted by any executable command. NOP commands must be applied to each positive clock edge during these states.

- 6. Bank-specific; requires that the bank is idle and no bursts are in progress.
- 7. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 8. Not bank-specific.
- 9. This command may or may not be bank-specific. If all banks are being precharged, they must be in a valid state for precharging.
- 10. If a PRECHARGE command is issued to a bank in the idle state, ^tRP still applies.
- 11. A command other than NOP should not be issued to the same bank while a READ or WRITE with auto precharge is enabled.
- 12. The new READ or WRITE command could be auto precharge enabled or auto precharge disabled.
- 13. A WRITE command can be issued only after the completion of the READ burst.
- 14. A READ command can be issued only after completion of the WRITE burst.

Table 63: Current State Bank *n* **to Command to Bank** *m* **Truth Table**

Notes 1–6 apply to entire table

Table 63: Current State Bank *n* **to Command to Bank** *m* **Truth Table (Continued)**

Notes: 1. This table applies when:

- The previous state was self refresh or power-down;
- After ^tXSR or ^tXP has been met; and

- When both CKE*n* -1 and CKE*n* are HIGH.
- 2. All states and sequences not shown are illegal or reserved.
- 3. Current state definitions:

- 4. Refresh, self refresh, and MRW commands can only be issued when all banks are idle.
- 5. The states listed below must not be interrupted by any executable command. NOP commands must be applied during each clock cycle while in these states:

- 6. ^t RRD must be met between the ACTIVATE command to bank *n* and any subsequent ACTIVATE command to bank *m*.
- 7. READs or WRITEs listed in the command column include READs and WRITEs with or without auto precharge enabled.
- 8. This command may or may not be bank-specific. If all banks are being precharged, they must be in a valid state for precharging.
- 9. MRR is supported in the row-activating state.
- 10. MRR is supported in the precharging state.
- 11. The next state for bank *m* depends on the current state of bank *m* (idle, row-activating, precharging, or active).
- 12. A WRITE command can be issued only after the completion of the READ burst.
- 13. A READ command can be issued only after the completion of the WRITE burst.
- 14. A READ with auto precharge enabled or a WRITE with auto precharge enabled can be followed by any valid command to other banks, provided that the timing restrictions in the PRECHARGE and Auto Precharge Clarification table are met.
- 15. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 16. RESET command is achieved through the MODE REGISTER WRITE command.

Table 64: DM Truth Table

Note: 1. Used to mask write data; provided simultaneously with the corresponding input data.

Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these conditions, or any other conditions outside those indicated in the operational sections of this document, is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 65: Absolute Maximum DC Ratings

Notes: 1. For information about relationships between power supplies, see the Power-Up and Initialization section.

- 2. $V_{REFCA} \le 0.6 \times V_{DDCA}$; however, V_{REFCA} may be $\ge V_{DDCA}$, provided that $V_{REFCA} \le 300$ mV.
- 3. V_{REFDQ} ≤ 0.7 × V_{DDQ}; however, V_{REFDQ} may be ≥ V_{DDQ}, provided that V_{REFDQ} ≤ 300mV.
- 4. Storage temperature is the case surface temperature on the center/top side of the device. For measurement conditions, refer to the JESD51-2 standard.

Electrical Specifications – I_{DD} Measurements and Conditions

The following definitions and conditions are used in the I_{DD} measurement tables unless stated otherwise:

- LOW: $V_{IN} \leq V_{II, (DC) max}$
- HIGH: $V_{IN} \geq V_{IH(DC)min}$
- STABLE: Inputs are stable at a HIGH or LOW level
- SWITCHING: See the following three tables

Table 66: Switching for CA Input Signals

Notes: 1. CS_n must always be driven HIGH.

- 2. For each clock cycle, 50% of the CA bus is changing between HIGH and LOW.
- 3. The noted pattern (N, N + 1, N + 2, N + 3...) is used continuously during I_{DD} measurement for I_{DD} values that require switching on the CA bus.

Table 67: Switching for I_{DD4R}

Table 67: Switching for I_{DD4R} (Continued)

Notes: 1. Data strobe (DQS_t) is changing between HIGH and LOW with every clock cycle.

2. The noted pattern (N, N + 1...) is used continuously during I_{DD} measurement for I_{DDAR} .

Table 68: Switching for IDD4W

Notes: 1. Data strobe (DQS_t) is changing between HIGH and LOW with every clock cycle.

- 2. Data masking (DM) must always be driven LOW.
- 3. The noted pattern (N, N + 1...) is used continuously during I_{DD} measurement for I_{DD4W} .

I_{DD} Specifications

I_{DD} values are for the entire operating voltage range, and all of them are for the entire standard range, with the exception of I_{DD6ET} , which is for the entire extended temperature range.

Table 69: I_{DD} Specification Parameters and Operating Conditions

 V_{DD2} , V_{DDQ} , $V_{DDCA} = 1.14 - 1.30V$; $V_{DD1} = 1.70 - 1.95V$

Notes 1, 2, 3, and 5 apply to entire table; Note 4 applies to all "in" values

Table 69: I_{DD} Specification Parameters and Operating Conditions (Continued)

 V_{DD2} , V_{DDQ} , $V_{DDCA} = 1.14-1.30V$; $V_{DD1} = 1.70-1.95V$ Notes 1, 2, 3, and 5 apply to entire table; Note 4 applies to all "in" values

Notes: 1. ODT disabled: MR11[2:0] = 000b.

- 2. I_{DD} current specifications are tested after the device is properly initialized.
- 3. Measured currents are the summation of V_{DDO} and V_{DDCA} .
- 4. The 1x self refresh rate is the rate at which the device is refreshed internally during self refresh before going into the elevated temperature range.
- 5. This is the general definition that applies to full-array self-refresh.
- 6. I_{DD6ET} is a typical value, is sampled only, and is not tested.
- 7. For all I_{DD} measurements, $V_{IHCKE} = 0.8 \times V_{DDCA}$; $V_{ILCKE} = 0.2 \times V_{DDCA}$.

AC and DC Operating Conditions

Operation or timing that is not specified is illegal. To ensure proper operation, the device must be initialized properly.

Table 70: Recommended DC Operating Conditions

Note 1 applies to entire table

Notes: 1. The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 1 MHz at the DRAM package ball.

2. V_{DD1} uses significantly less power than V_{DD2} .

Table 71: Input Leakage Current

Notes: 1. Although DM is for input only, the DM leakage must match the DQ and DQS output leakage specification.

2. The minimum limit requirement is for testing purposes. The leakage current on V_{RFFCA} and V_{RFFDO} pins should be minimal.

Table 72: Operating Temperature Range

Notes 1 and 2 apply to entire table

Notes: 1. Operating temperature is the case surface temperature at the center of the top side of the device. For measurement conditions, refer to the JESD51-2 standard.

2. Either the device operating temperature or the temperature sensor can be used to set an appropriate refresh rate, determine the need for AC timing derating, and/or monitor the operating temperature (see Temperature Sensor). When using the temperature sensor, the actual device case temperature may be higher than the T_{CASE} rating that applies for the operating temperature range. For example, T_{CASE} could be above +85°C when the temperature sensor indicates a temperature of less than +85˚C.

AC and DC Logic Input Measurement Levels for Single-Ended Signals

Table 73: Single-Ended AC and DC Input Levels for CA and CS_n Inputs

Notes: 1. For CA and CS_n input-only pins. $V_{REF} = V_{REFCA(DC)}$.

- 2. See figure: Overshoot and Undershoot Definition.
- 3. The AC peak noise on V_{REFCA} could prevent V_{REFCA} from deviating more than $\pm 1\%$ V_{DDCA} from $V_{REFCA(DC)}$ (for reference, approximately $±12mV$).
- 4. For reference, approximately $V_{DDCA}/2 \pm 12$ mV.

Table 74: Single-Ended AC and DC Input Levels for CKE

Note: 1. See figure: Overshoot and Undershoot Definition.

Table 75: Single-Ended AC and DC Input Levels for DQ and DM

Notes: 1. For DQ input-only pins. $V_{REF} = V_{REFDQ(DC)}$.

- 2. See figure: Overshoot and Undershoot Definition.
- 3. The AC peak noise on V_{REFDO} could prevent V_{REFDO} from deviating more than $\pm 1\%$ V_{DDO} from $V_{REEO(DC)}$ (for reference, approximately $±12mV$).

- 4. For reference, approximately $V_{DDQ}/2 \pm 12$ mV.
- 5. For reference, approximately $V_{ODTR}/2 \pm 12$ mV.
- 6. The nominal mode register programmed values for R_{ODT} and the nominal controller output impedance R_{ON} are used for the calculation of V_{ODTR} . For testing purposes, a controller R_{ON} value of 50Ω is used.

$$
V_{ODTR} = \frac{2R_{ON} + R_{TT}}{R_{ON} + R_{TT}} \times V_{DDQ}
$$

V_{REF} Tolerances

The DC tolerance limits and AC noise limits for the reference voltages V_{REFCA} and V_{REFDO} are shown below. This figure shows a valid reference voltage $V_{REF}(t)$ as a function of time. V_{DD} is used in place of V_{DDCA} for V_{REFCA} , and V_{DDO} for V_{REFDO} . $V_{REF(DC)}$ is the linear average of $V_{REF}(t)$ over a very long period of time (for example, 1 second), and is specified as a fraction of the linear average of V_{DDO} or V_{DDCA} , also over a very long period of time (for example, 1 second). This average must meet the MIN/MAX requirements in the table: Single-Ended AC and DC Input Levels for CA and CS_n Inputs. Additionally, $V_{REF}(t)$ can temporarily deviate from $V_{REF(DC)}$ by no more than $\pm 1\%$ V_{DD} . $V_{REF}(t)$ cannot track noise on V_{DDO} or V_{DDCA} if doing so would force V_{REF} outside these specifications.

Figure 69: V_{REF} DC Tolerance and V_{REF} AC Noise Limits

The voltage levels for setup and hold time measurements $V_{IH(AC)}$, $V_{IH(DC)}$, $V_{IL(AC)}$, and $V_{IL(DC)}$ are dependent on V_{REF} . V_{REF} shall be understood as $V_{REF(DC)}$, as defined in the Single-Ended Requirements for Differential Signals figure.

VREF DC variations affect the absolute voltage a signal must reach to achieve a valid HIGH or LOW, as well as the time from which setup and hold times are measured.

System timing and voltage budgets must account for V_{REF} deviations outside this range.

The setup/hold specification and derating values must include time and voltage associated with V_{REF} AC noise. Timing and voltage effects due to AC noise on V_{REF} up to the specified limit $(\pm 1\% \text{V}_{\text{DD}})$ are included in device timings and associated deratings.

Input Signal

Figure 70: LPDDR3-1600 to LPDDR3-1333 Input Signal

- Notes: 1. Numbers reflect typical values.
	- 2. For CA[9:0], CK, and CS_n, V_{DD} stands for V_{DDCA}. For DQ, DM, DQS, and ODT, V_{DD} stands for V_{DDO} .
	- 3. For CA[9:0], CK, and CS_n, V_{SS} stands for V_{SSCA}. For DQ, DM, DQS, and ODT, V_{SS} stands for V_{SSO} .

Figure 71: LPDDR3-2133 to LPDDR3-1866 Input Signal

- Notes: 1. Numbers reflect typical values.
	- 2. For CA[9:0], CK, and CS_n, V_{DD} stands for V_{DDCA} . For DQ, DM, DQS, and ODT, V_{DD} stands for V_{DDO} .
	- 3. For CA[9:0], CK, and CS_n, V_{SS} stands for V_{SSCA}. For DQ, DM, DQS, and ODT, V_{SS} stands for V_{SSO}.

AC and DC Logic Input Measurement Levels for Differential Signals

Figure 72: Differential AC Swing Time and ^t DVAC

Table 76: Differential AC and DC Input Levels

For CK, $V_{REF} = V_{REFCA(DC)}$; For DQS, $V_{REF} = V_{REFDQ(DC)}$

- Notes: 1. These values are not defined; however, the single-ended signals CK and DQS must be within the respective limits ($V_{IH(DC)max}$, $V_{IL(DC)min}$) for single-ended signals, and must comply with the specified limitations for overshoot and undershoot (see figure: Overshoot and Undershoot Definition).
	- 2. For CK, use $V_{IH}V_{IL(AC)}$ of CA and V_{REFCA} ; for DQS, use $V_{IH}V_{IL(AC)}$ of DQ and V_{REFDQ} . If a reduced AC HIGH or AC LOW is used for a signal group, the reduced voltage level also applies.
	- 3. Used to define a differential signal slew rate.

Table 77: CK and DQS Time Requirements Before Ringback (^t DVAC)

Single-Ended Requirements for Differential Signals

Each individual component of a differential signal (CK and DQS) must also comply with certain requirements for single-ended signals.

CK must meet $V_{\rm SEH(AC)min}/V_{\rm SEL(AC)max}$ in every half cycle. DQS must meet $V_{\rm SEH(AC)min}/$ V_{SEL(AC)max} in every half cycle preceding and following a valid transition.

The applicable AC levels for CA and DQ differ by speed bin.

Figure 73: Single-Ended Requirements for Differential Signals

Note: While CA and DQ signal requirements are referenced to V_{REF} , the single-ended components of differential signals also have a requirement with respect to $V_{DDO}/2$ for DQS, and $V_{\text{DDCA}}/2$ for CK.

256-Ball, Dual-Channel Mobile LPDDR3 SDRAM AC and DC Logic Input Measurement Levels for Differential Signals

The transition of single-ended signals through the AC levels is used to measure setup time. For single-ended components of differential signals, the requirement to reach $V_{SEL(AC)max}$ or $V_{SEH(AC)min}$ has no bearing on timing; however, this requirement adds a restriction on the common mode characteristics of these signals (see tables: Single-Ended AC and DC Input Levels for CA and CS_n Inputs; Single-Ended AC and DC Input Levels for DQ and DM).

Table 78: Single-Ended Levels for CK and DQS

Notes: 1. These values are not defined; however, the single-ended signals CK and DQS[3:0] must be within the respective limits ($V_{H(DC)max}$, $V_{IL(DC)min}$) for single-ended signals, and must comply with the specified limitations for overshoot and undershoot (see figure: Overshoot and Undershoot Definition).

- 2. For CK, use $V_{SEH}/V_{SEL(AC)}$ of CA; for strobes (DQS[3:0]), use $V_{IH}V_{IL(AC)}$ of DQ.
- 3. $V_{IH(AC)}$ and $V_{IL(AC)}$ for DQ are based on V_{REFOQ} ; $V_{SEH(AC)}$ and $V_{SEL(AC)}$ for CA are based on V_{REFCA}. If a reduced AC HIGH or AC LOW is used for a signal group, the reduced level applies.

Differential Input Crosspoint Voltage

To ensure tight setup and hold times, as well as output skew parameters with respect to clock and strobe, each crosspoint voltage of differential input signals (CK, CK_c, DQS_t, and DQS_c) must meet the specifications in the table above. The differential input crosspoint voltage (V_{IX}) is measured from the actual crosspoint of the true signal and its and complement to the midlevel between V_{DD} and V_{SS} .

Figure 74: V_{IX} Definition

Table 79: Crosspoint Voltage for Differential Input Signals (CK, CK_c, DQS_t, DQS_c)

- Notes: 1. The typical value of $V_{IX(AC)}$ is expected to be about 0.5 x V_{DD} of the transmitting device, and it is expected to track variations in V_{DD} . $V_{IX(AC)}$ indicates the voltage at which differential input signals must cross.
	- 2. For CK, $V_{REF} = V_{REFCA(DC)}$. For DQS, $V_{REF} = V_{REFDQ(DC)}$.

Input Slew Rate

Table 80: Differential Input Slew Rate Definition

Note: 1. The differential signals (CK and DQS) must be linear between these thresholds.

Figure 75: Differential Input Slew Rate Definition for CK and DQS

Output Characteristics and Operating Conditions

Table 81: Single-Ended AC and DC Output Levels

Notes: 1. $I_{OH} = -0.1$ mA.

2. $I_{\text{O1}} = 0.1 \text{mA}$.

3. The minimum value is derived when using $R_{\text{TT,min}}$ and $R_{\text{ON,max}}$ (±30% uncalibrated, ±15% calibrated).

Table 82: Differential AC and DC Output Levels

Notes: 1. $I_{OH} = -0.1$ mA. 2. $I_{\text{O}} = 0.1 \text{mA}$.

Single-Ended Output Slew Rate

With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$ for single-ended signals.

Table 83: Single-Ended Output Slew Rate Definition

Note: 1. Output slew rate is verified by design and characterization and may not be subject to production testing.

Figure 76: Single-Ended Output Slew Rate Definition

Table 84: Single-Ended Output Slew Rate

Notes 1–5 apply to entire table

- Notes: 1. Definitions: $SR = S$ lew rate; $Q = Q$ uery output (similar to $DQ = D$ ata-in, query output); SE = Single-ended signals.
	- 2. Measured with output reference load.
	- 3. The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage over the entire temperature and voltage range. For a given output, the ratio represents the maximum difference between pull-up and pull-down drivers due to process variation.
	- 4. The output slew rate for falling and rising edges is defined and measured between V_{OL(AC)} and V_{OH(AC)}.
	- 5. Slew rates are measured under typical simultaneous switching output (SSO) conditions, with one half of DQ signals per data byte driving HIGH and one half of DQ signals per data byte driving LOW.

Differential Output Slew Rate

With the reference load for timing measurements, the output slew rate for falling and rising edges is defined and measured between $V_{OL,diff(AC)}$ and $V_{OH,diff(AC)}$ for differential signals.

Table 85: Differential Output Slew Rate Definition

Note: 1. Output slew rate is verified by design and characterization and may not be subject to production testing.

Figure 77: Differential Output Slew Rate Definition

Table 86: Differential Output Slew Rate

Notes: 1. Definitions: $SR = S$ lew rate; $Q = Q$ uery output (similar to $DQ = Data-in$, query output); diff = Differential signals.

- 2. Measured with output reference load.
- 3. The output slew rate for falling and rising edges is defined and measured between $V_{OL(AC)}$ and $V_{OH(AC)}$.
- 4. Slew rates are measured under typical simultaneous switching output (SSO) conditions, with one half of the DQ signals per data byte driving HIGH and one half of the DQ signals per data byte driving LOW.

Table 87: AC Overshoot/Undershoot Specification

Notes: 1. $V_{DD} = V_{DDCA}$ for CA[9:0], CK, CS_n, and CKE. V_{DD} stands for V_{DDQ} for DQ, DM, DQS, and ODT.

- 2. $V_{SS} = V_{SSCA}$ for CA[9:0], CK, CS_n, and CKE. V_{SS} stands for V_{SSQ} for DQ, DM, DQS, and ODT.
- 3. Maximum peak amplitude values are referenced from actual V_{DD} and V_{SS} values.
- 4. Maximum area values are referenced from maximum operating V_{DD} and V_{SS} values.

Figure 78: Overshoot and Undershoot Definition

- Notes: 1. $V_{DD} = V_{DDCA}$ for CA[9:0], CK, CS_n, and CKE. $V_{DD} = V_{DDQ}$ for DQ, DM, DQS, and ODT.
	- 2. $V_{SS} = V_{SSCA}$ for CA[9:0], CK, CS_n, and CKE. $V_{SS} = V_{SSQ}$ for DQ, DM, DQS, and ODT.
	- 3. Maximum peak amplitude values are referenced from actual V_{DD} and V_{SS} values.
	- 4. Maximum area values are referenced from maximum operating V_{DD} and V_{SS} values.

HSUL_12 Driver Output Timing Reference Load

The timing reference loads are not a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally with one or more coaxial transmission lines terminated at the tester electronics.

Figure 79: HSUL_12 Driver Output Reference Load for Timing and Slew Rate

Note: 1. All output timing parameter values (^tDQSCK, ^tDQSQ, ^tHZ, ^tRPRE, etc.) are reported with respect to this reference load. This reference load is also used to report slew rate.

Output Driver Impedance

Output driver impedance is selected by a mode register during initialization. The selected value is able to maintain the tight tolerances specified if proper ZQ calibration is performed. Output specifications refer to the default output drive unless specifically stated otherwise. The output driver impedance R_{ON} is defined by the value of the external reference resistor R_{ZO} as follows:

$$
\text{R}_{\text{ONPU}} = \frac{\text{V}_{\text{DDQ}}\cdot \text{V}_{\text{OUT}}}{\text{ABS}(\text{I}_{\text{OUT}})}
$$

When R_{ONPD} is turned off.

$$
R_{ONPD} = \frac{V_{OUT}}{ABS(I_{OUT})}
$$

When R_{ONPI} is turned off.

Figure 80: Output Driver

Output Driver Impedance Characteristics with ZQ Calibration

Output driver impedance is defined by the value of the external reference resistor R_{ZO} . Typical R_{ZO} is 240 Ω .

Table 88: Output Driver DC Electrical Characteristics with ZQ Calibration

Notes 1–4 apply to entire table

Notes: 1. Applies across entire operating temperature range after calibration.

- 2. $R_{ZO} = 240\Omega$.
- 3. The tolerance limits are specified after calibration, with fixed voltage and temperature. For behavior of the tolerance limits if temperature or voltage changes after calibration, see Output Driver Temperature and Voltage Sensitivity.
- 4. Pull-down and pull-up output driver impedances should be calibrated at $0.5 \times V_{DDO}$.
- 5. Measurement definition for mismatch between pull-up and pull-down, MM_{PIDD} : Measure R_{ONPU} and R_{ONPD} , both at 0.5 \times V_{DDO}:

$$
MM_{\text{PUPD}} = \frac{R_{\text{ONPU}} - R_{\text{ONPD}}}{R_{\text{ON,nom}}} \times 100
$$

For example, with M_{Plpp} (MAX) = 15% and R_{ONPD} = 0.85, R_{ONPU} must be less than 1.0.

Output Driver Temperature and Voltage Sensitivity

If temperature and/or voltage change after calibration, the tolerance limits widen.

Table 89: Output Driver Sensitivity Definition

Notes 1 and 2 apply to entire table

Notes: 1. $ΔT = T - T$ (at calibration). $ΔV = V - V$ (at calibration).

2. dR_{ON}dT and dR_{ON}dV, and dR_{TT}dT and dR_{TT}dV are not subject to production testing; they are verified by design and characterization.

Table 90: Output Driver Temperature and Voltage Sensitivity

Output Impedance Characteristics Without ZQ Calibration

Output driver impedance is defined by design and characterization as the default setting.

Table 91: Output Driver DC Electrical Characteristics Without ZQ Calibration

Notes 1 and 2 apply to entire table

Notes: 1. Applies across entire operating temperature range without calibration. 2. $R_{ZQ} = 240\Omega$.

Table 92: I-V Curves

Table 92: I-V Curves (Continued)

Figure 81: Output Impedance = 240Ω**, I-V Curves After ZQRESET**

Figure 82: Output Impedance = 240Ω**, I-V Curves After Calibration**

ODT Levels and I-V Characteristics

ODT effective resistance, R_{TT} , is defined by mode register MR11[1:0]. ODT is applied to the DQ, DM, and DQS pins. A functional block diagram of the on-die termination is shown in the figure below. R_{TT} is defined by the following formula: $R_{TTPU} = (V_{DDQ} V_{OUT}$) / $|I_{OUT}|$

Figure 83: ODT Functional Block Diagram

Table 93: ODT DC Electrical Characteristics (R_{ZQ} = 240Ω After Proper ZQ Calibration)

Clock Specification

The specified clock jitter is a random jitter with Gaussian distribution. Input clocks violating minimum or maximum values may result in device malfunction.

Table 94: Definitions and Calculations

Table 94: Definitions and Calculations (Continued)

Notes: 1. Not subject to production testing.

2. Using these equations, ^tERR(nper) tables can be generated for each ^tJIT(per),act value.

t CK(abs), ^t CH(abs), and ^t CL(abs)

These parameters are specified with their average values; however, the relationship between the average timing and the absolute instantaneous timing (defined in the following table) is applicable at all times.

Table 95: t CK(abs), ^t CH(abs), and ^t CL(abs) Definitions

Notes: 1. ^tCK(avg), min is expressed in ps for this table.

2. ^tJIT(duty), min is a negative value.

Clock Period Jitter

LPDDR3 devices can tolerate some clock period jitter without core timing parameter derating. This section describes device timing requirements with clock period jitter (t JIT(per)) in excess of the values found in the AC Timing table. Calculating cycle time derating and clock cycle derating are also described.

Clock Period Jitter Effects on Core Timing Parameters

Core timing parameters ('RCD, 'RP, 'RTP, 'WR, 'WRA, 'WTR, 'RC, 'RAS, 'RRD, 'FAW) extend across multiple clock cycles. Clock period jitter impacts these parameters when measured in numbers of clock cycles. Within the specification limits, the device is characterized and verified to support ^tnPARAM = RU^{[t}PARAM/^tCK(avg)]. During device operation where clock jitter is outside specification limits, the number of clocks, or ^tCK(avg), may need to be increased based on the values for each core timing parameter.

Cycle Time Derating for Core Timing Parameters

For a given number of clocks (^tnPARAM), when ^tCK(avg) and ^tERR(^tnPARAM),act exceed ^tERR(^tnPARAM),allowed, cycle time derating may be required for core timing parameters.

 $\text{CyclefimeDerating} = \max \left[\frac{\text{ftPARAM} + \text{trRR(tnPARAM)}, \text{act} - \text{trRR(tnPARAM)}, \text{allowed}}{\text{trPARAM}} - \text{tCK(avg)} \right], 0$

Cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time deratings determined for each individual core timing parameter.

Clock Cycle Derating for Core Timing Parameters

For each core timing parameter and a given number of clocks (^tnPARAM), clock cycle derating should be specified with 'JIT(per).

For a given number of clocks (^tnPARAM), when ^tCK(avg) plus (^tERR(^tnPARAM),act) exceed the supported cumulative ^tERR(^tnPARAM), allowed, derating is required. If the equation below results in a positive value for a core timing parameter (^tCORE), the required clock cycle derating will be that positive value (in clocks).

$$
ClockCycleDerating = RU \left\{ \frac{tPARAM + tERR(tnPARAM),act - tERR(tnPARAM),allowed}{t_{CK(avg)}} \right\} - t_{nPARAM}
$$

Cycle-time derating analysis should be conducted for each core timing parameter.

Clock Jitter Effects on Command/Address Timing Parameters

Command/address timing parameters ('IS, 'IH, 'ISCKE, 'IHCKE, 'ISb, 'IHb, 'ISCKEb, t IHCKEb) are measured from a command/address signal (CKE, CS, or CA[9:0]) transition edge to its respective clock signal (CK_t/CK_c) crossing. The specification values are not affected by the 'JIT(per) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

Clock Jitter Effects on Read Timing Parameters

t RPRE Parameter

When the device is operated with input clock jitter, ^tRPRE must be derated by the ^tJIT(per),act,max of the input clock that exceeds ^tJIT(per),allowed,max. Output deratings are relative to the input clock:

 t RPRE(min,derated) = 0.9 – $\left(\frac{t_{\text{JIT}}}{t_{\text{JIT}}}\right)$ act,max – t_{JIT} (per),allowed,max $t_{CK(avg)}$

For example, if the measured jitter into a LPDDR3-1600 device has ${}^tCK(avg) = 1250ps$, $\text{tJIT}(\text{per}), \text{act}, \text{min} = -92 \text{ps}, \text{and } \text{tJIT}(\text{per}), \text{act}, \text{max} = +134 \text{ps}, \text{then } \text{tRPRE}, \text{min}, \text{derated} = 0.9$ - ('JIT(per),act,max - 'JIT(per),allowed,max)/'CK(avg) = 0.9 - $(134 - 100)/1250 = 0.8728$ t CK(avg).

t LZ(DQ), ^t HZ(DQ), ^t DQSCK, ^t LZ(DQS), ^t HZ(DQS) Parameters

These parameters are measured from a specific clock edge to a data signal transition (DM*n* or DQ*m*, where: *n* = 0, 1, 2, or 3; and *m* = DQ[31:0]), and specified timings must be met with respect to that clock edge. Therefore, they are not affected by ^tJIT(per).

t QSH, ^t QSL Parameters

These parameters are affected by duty cycle jitter, represented by ^tCH(abs)min and t CL(abs)min. These parameters determine the absolute data-valid window at the device pin. The absolute minimum data-valid window at the device pin = min [(^tQSH(abs)min × t CK(avg)min - ^t DQSQmax - ^t QHSmax), (^t QSL(abs)min × ^t CK(avg)min - ^t DQSQmax - ^tQHSmax)]. This minimum data valid window must be met at the target frequency regardless of clock jitter.

t RPST Parameter

^tRPST is affected by duty cycle jitter, represented by ^tCL(abs). Therefore, ^tRPST(abs)min can be specified by ^tCL(abs)min. $RPST(abs)min = {}^tCL(abs)min - 0.05 = {}^tQSL(abs)min.$

Clock Jitter Effects on Write Timing Parameters

t DS, ^t DH Parameters

These parameters are measured from a data signal (DM*n* or DQ*m*, where $n = 0, 1, 2, 3$; and *m* = DQ[31:0]) transition edge to its respective data strobe signal crossing (DQS*n*_t, $DQSn_c: n = 0,1,2,3$. The specification values are not affected by the amount of t JIT(per) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

t DSS, ^t DSH Parameters

These parameters are measured from a data strobe signal crossing (DQS*x*_t, DQS*x*_c) to its clock signal crossing (CK_t/CK_c) . The specification values are not affected by the amount of ^tJIT(per)) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.

t DQSS Parameter

t DQSS is measured from the clock signal crossing (CK_t/CK_c) to the first latching data strobe signal crossing (DQS*x*_t, DQS*x*_c). When the device is operated with input clock jitter, this parameter must be derated by the actual 'JIT(per), act of the input clock in excess of t JIT(per),allowed.

$$
{}^{t}DQSS(min,derated) = 0.75 - \left(\frac{{}^{t}JIT(per),act,min - {}^{t}JIT(per),allowed, min}{{}^{t}CK(avg)}\right)
$$

$$
{}^{t}DQSS(max,derated) = 1.25 - \left(\frac{{}^{t}JIT(per),act,max - {}^{t}JIT(per),allowed, max}{{}^{t}CK(avg)}\right)
$$

For example, if the measured jitter into an LPDDR3-1600 device has ${}^tC K(avg) = 1250ps$, t JIT(per),act,min = -93ps, and t JIT(per),act,max = +134ps, then:

^tDQSS,(min,derated) = 0.75 - (^tJIT(per),act,min - ^tJIT(per),allowed,min)/^tCK(avg) = $0.75 - (-93 + 100)/1250 = 0.7444$ ^tCK(avg), and

 $\text{tDQSS}, \text{(max,derated)} = 1.25 - \text{(tJIT(per),act,max - tJIT(per), allowed,max)} / \text{tCK(avg)} =$

 $1.25 - (134 - 100)/1250 = 1.2228$ ^tCK(avg).

Refresh Requirements

Table 96: Refresh Requirement Parameters (Per Density)

AC Timing

Table 97: AC Timing

Notes 1–3 apply to all parameters and conditions

Notes: 1. Frequency values are for reference only. Clock cycle time (^tCK) is used to determine device capabilities.

- 2. All AC timings assume an input slew rate of 2 V/ns.
- 3. Measured with 4 V/ns differential CK_t/CK_c slew rate and nominal VIX.
- 4. READ, WRITE, and input setup and hold values are referenced to V_{REF} .
- 5. tDQSCKDS is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a contiguous sequence of bursts in a 160ns rolling window. t DQSCKDS is not tested and is guaranteed by design. Temperature drift in the system is <10˚C/s. Values do not include clock jitter.
- 6. tDQSCKDM is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a 1.6μs rolling window. ^tDQSCKDM is not tested and is

guaranteed by design. Temperature drift in the system is <10˚C/s. Values do not include clock jitter.

- 7. tDQSCKDL is the absolute value of the difference between any two tDQSCK measurements (in a byte lane) within a 32ms rolling window. ^tDQSCKDL is not tested and is guaranteed by design. Temperature drift in the system is <10˚C/s. Values do not include clock jitter.
- 8. For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (V_{TT}). ^tHZ and ^tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for ^tRPST, ^tHZ(DQS) and ^tHZ(DQ)), or begins driving (for ^tRPRE, ^tLZ(DQS) and ^tLZ(DQ)). The figure below shows a method to calculate the point when the device is no longer driving ^tHZ(DQS) and ^tHZ(DQ) or begins driving ^tLZ(DQS) and ^tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. The parameters ^tLZ(DQS), ^tLZ(DQ), ^tHZ(DQS), and ^tHZ(DQ) are defined as single-ended. The timing parameters ^tRPRE and ^tRPST are determined from the differential signal DQS.

Output Transition Timing

- 9. Measured from the point when DQS begins driving the signal, to the point when DQS begins driving the first rising strobe edge.
- 10. Measured from the last falling strobe edge of DQS to the point when DQS finishes driving the signal.
- 11. CKE input setup time is measured from CKE reaching a HIGH/LOW voltage level to CK crossing.
- 12. CKE input hold time is measured from CK crossing to CKE reaching a HIGH/LOW voltage level.
- 13. Input setup/hold time for signal (CA[9:0], CS_n).
- 14. To ensure device operation before the device is configured, a number of AC boot timing parameters are defined in this table. Boot parameter symbols have the letter b appended (for example, ^tCK during boot is ^tCKb).
- 15. Mobile LPDDR3 devices set some mode register default values upon receiving a RESET (MRW) command, as specified in Mode Register Definition.
- 16. The output skew parameters are measured with default output impedance settings using the reference load.
- 17. The minimum ^tCK column applies only when ^tCK is greater than 6ns.

CA and CS_n Setup, Hold, and Derating

For all input signals (CA and CS_n), the total required setup time (^tIS) and hold time ('IH) is calculated by adding the data sheet 'IS (base) and 'IH (base) values to the Δ'IS and Δ^t IH derating values, respectively. Example: ^tIS (total setup time) = ^tIS(base) + Δ^t IS. (See the series of tables following this section.)

The typical setup slew rate (^tIS) for a rising signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IH(AC)min}$. The typical setup slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{\text{II/AC})\text{max}}$. If the actual signal is consistently earlier than the typical slew rate line between the shaded $V_{REF(DC)}$ -to-(AC) region, use the typical slew rate for the derating value (see the Typical Slew Rate and ^tVAC - ^tIS for CA and CS_n Relative to Clock figure). If the actual signal is later than the typical slew rate line anywhere between the shaded $V_{REF(DC)}$ -to-AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see the Tangent Line - ^tIS for CA and CS_n Relative to Clock figure).

The hold ('IH) typical slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(DC)max}$ and the first crossing of $V_{REF(DC)}$. The hold (^tIH) typical slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{H(DC)}min$ and the first crossing of $V_{REF(DC)}$. If the actual signal is consistently later than the typical slew rate line between the shaded DC-to-V_{REE(DC)} region, use the typical slew rate for the derating value (see the Typical Slew Rate - ^tIH for CA and CS_n Relative to Clock figure). If the actual signal is earlier than the typical slew rate line anywhere between the shaded DC-to-V_{REF(DC)} region, the slew rate of a tangent line to the actual signal from the DC level to $\rm V_{REF(DC)}$ level is used for the derating value (see the Tangent Line – $\rm ^tH$ for CA and CS_n Relative to Clock figure).

For a valid transition, the input signal must remain above or below $V_{IH}/V_{IL(AC)}$ for a specified time, ^tVAC (see the Required Time for Valid Transition – $\frac{1}{VAC} > V_{\text{IH(AC)}}$ and $<$ $V_{\text{IL(AC)}}$ table).

For slow slew rates, the total setup time could be a negative value (that is, a valid input signal will not have reached $V_{IH}/V_{II(AC)}$ at the time of the rising clock transition). A valid input signal is still required to complete the transition and reach $V_{\text{IH}}/V_{\text{II,(AC)}}$.

For slew rates between the values listed in the Derating Values for AC/DC-Based ^tIS/^tIH (AC150) table, the derating values are obtained using linear interpolation. Slew rate values are not typically subject to production testing. They are verified by design and characterization.

Table 98: CA Setup and Hold Base Values

Note: 1. AC/DC referenced for 2 V/ns CA slew rate and 4 V/ns differential CK slew rate.

Table 99: CS_n Setup and Hold Base Values

Note: 1. AC/DC referenced for 2 V/ns CS_n slew rate, and 4 V/ns differential CK slew rate.

Table 100: Derating Values for AC/DC-Based ^tIS/^tIH (AC150)

Δ^tIS, Δ^tIH derating in ps

Note: 1. Shaded cells are not supported.

Table 101: Derating Values for AC/DC-Based ^t IS/^t IH (AC135)

Δ^tIS, Δ^tIH derating in ps

Note: 1. Shaded cells are not supported.

Table 102: Required Time for Valid Transition – ^tVAC > V_{IH(AC)} and < V_{IL(AC)}

Figure 84: Typical Slew Rate and ^t VAC – ^t IS for CA and CS_n Relative to Clock

Figure 85: Typical Slew Rate – ^t IH for CA and CS_n Relative to Clock

Figure 86: Tangent Line – ^t IS for CA and CS_n Relative to Clock

256-Ball, Dual-Channel Mobile LPDDR3 SDRAM CA and CS_n Setup, Hold, and Derating

Figure 87: Tangent Line – ^t IH for CA and CS_n Relative to Clock

Data Setup, Hold, and Slew Rate Derating

For all input signals (DQ, DM) calculate the total required setup time (^tDS) and hold time ('DH) by adding the data sheet ^tDS(base) and ^tDH(base) values (see the Data Setup and Hold Base Values table) to the Δ^tDS and Δ^tDH derating values, respectively (see the Derating Values for AC/DC-Based ^tDS/^tDH (AC150) table). Example: ^tDS = ^tDS(base) + $Δ^tDS.$

The typical ^tDS slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $V_{IH(AC)min}$. The typical ^tDS slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{REF(DC)}$ and the first crossing of $\rm V_{II(AC)max}$ (see the Typical Slew Rate and ^tVAC – ^tDS for DQ Relative to Strobe figure).

If the actual signal is consistently earlier than the typical slew rate line in the Typical Slew Rate and ^tVAC - ^tIS for CA and CS_n Relative to Clock figure in the area shaded gray between the $V_{REF(DC)}$ region and the AC region, use the typical slew rate for the derating value. If the actual signal is later than the typical slew rate line anywhere between the shaded $V_{REF(DC)}$ region and the AC region, the slew rate of a tangent line to the actual signal from the AC level to the DC level is used for the derating value (see the Tangent Line $-$ ^tIS for CA and CS n Relative to Clock figure).

The typical ^tDH slew rate for a rising signal is defined as the slew rate between the last crossing of $V_{IL(DC)max}$ and the first crossing of $V_{REF(DC)}$. The typical ^tDH slew rate for a falling signal is defined as the slew rate between the last crossing of $V_{\text{IH(DC)}min}$ and the first crossing of $V_{REF(DC)}$ (see the Typical Slew Rate – ^tDH for DQ Relative to Strobe figure).

If the actual signal is consistently later than the typical slew rate line between the shaded DC-level-to-V_{REF(DC)} region, use the typical slew rate for the derating value. If the actual signal is earlier than the typical slew rate line anywhere between shaded DC-to- $V_{REF(D)C}$ region, the slew rate of a tangent line to the actual signal from the DC level to the $V_{REF(DC)}$ level is used for the derating value (see the Tangent Line - ^tDH for DQ with Respect to Strobe figure).

For a valid transition, the input signal must remain above or below $V_{IH}/V_{II,(AC)}$ for the specified time, ^tVAC (see the Required Time for Valid Transition – ^tVAC > V_{IH(AC)} or < $V_{\text{IL(AC)}}$ table).

The total setup time for slow slew rates could be negative (that is, a valid input signal may not have reached $V_{IH}/V_{II,(AC)}$ at the time of the rising clock transition). A valid input signal is still required to complete the transition and reach $V_{IH}/V_{IL(AC)}$.

For slew rates between the values listed in the following table, the derating values can be obtained using linear interpolation. Slew rate values are not typically subject to production testing. They are verified by design and characterization.

Table 103: Data Setup and Hold Base Values

Note: 1. AC/DC referenced for 2 V/ns DQ, DM slew rate, and 4 V/ns differential DQS slew rate and nominal V_{IX} .

Table 104: Derating Values for AC/DC-Based ^t DS/^t DH (AC150)

Δ^tDS, Δ^tDH derating in ps

Note: 1. Shaded cells are not supported.

Table 105: Derating Values for AC/DC-Based ^t DS/^t DH (AC135)

Δ^tDS, Δ^tDH derating in ps

Note: 1. Shaded cells are not supported.

Table 106: Required Time for Valid Transition – ^tVAC > V_{IH(AC)} or < V_{IL(AC)}

Figure 88: Typical Slew Rate and ^t VAC – ^t DS for DQ Relative to Strobe

Figure 89: Typical Slew Rate – ^t DH for DQ Relative to Strobe

Figure 90: Tangent Line – ^t DS for DQ with Respect to Strobe

Figure 91: Tangent Line – ^t DH for DQ with Respect to Strobe

Revision History

Rev. C – 9/15

• Updated IDD and Pin cap table layout

Rev. B – 8/15

- Added MT52L512M64D4GN (32Gb, QDP) information in Feature, Modify Part Number Ordering Information, Ball Assignments, Package Block Diagrams, Package Dimensions, and Pin Capacitance
- Updated Pin Capacitance for 16Gb device.

Rev. A – 4/15

• Initial release

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners. This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein.

Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.