

# Parallel NOR and PSRAM 88-Ball MCP Combination Memory

# MT38L4031A502ZQXZI.XCA


## **Features**

- Micron<sup>®</sup> Parallel NOR Flash and PSRAM components
- RoHS-compliant, "green" package
- Space-saving multichip package (MCP)
- Low-voltage operation (1.70–1.95V)
- Industrial temperature range: -40°C to +85°C

### **NOR Flash-Specific Features**

- Multiple-bank, Parallel NOR Flash memory
- Synchronous/asynchronous read
- Synchronous burst read mode: 66 MHz
- Random access times: 70ns
- Asynchronous page read mode: 20ns
- Programming times
  - 2.5µs typical word program time using buffer enhanced factory program command
- Fast program with  $9VV_{PP}$
- Memory blocks
  - Multiple bank memory array: 8Mb banks
  - Top or bottom location parameter blocks<sup>1</sup>
- Dual operations
  - Program erase in 1 bank, read in others
  - No delay between READ and WRITE operations
- Block locking
  - All blocks locked at power-up
  - Any combination of blocks can be locked
  - WP# for block lock-down
- Security
  - 2112-bit user programmable OTP cells
  - 64-bit unique device number
- Common Flash interface
- 100,000 PROGRAM/ERASE cycles per block
- Electronic signature
  - Manufacturer code: 20h
  - 256Mb Flash code: 880Eh (bottom boot)





#### **PSRAM-Specific Features**

- Synchronous/asynchronous read
  - Synchronous burst read mode: 83 MHz
  - Random access times: 70ns
  - Asynchronous page read mode: 20ns
- Partial-array self refresh (PAR)
- Deep power-down (DPD) mode
- Automatic temperature-compensated self-refresh (TCR)
  - Notes: 1. Contact factory for availability of version.
    - 2. For physical part markings, see Part Numbering Information (page 2).


1



### **Part Numbering Information**

Micron NOR MCP devices are available in different configurations and densities. The NOR MCP part numbering system is available at www.micron.com/numbering.

#### Figure 2: Part Number Chart



### **Device Marking**

Due to the size of the package, the Micron-standard part number is not printed on the top of the device. Instead, an abbreviated device mark consisting of a 5-digit alphanumeric code is used. The abbreviated device marks are cross-referenced to the Micron part numbers at the FBGA Part Marking Decoder site: www.micron.com/decoder. To view the location of the abbreviated mark on the device, refer to customer service note CSN-11, "Product Mark/ Label," at www.micron.com/csn.



## **MCP General Description**

Micron MCP products combine NOR Flash and PSRAM devices in a single MCP.

Operational characteristics for the NOR Flash and PSRAM devices are found in the standard data sheets for each of the discrete devices.

Recommended operating conditions do not allow more than one device to be active at a time. A common example of this scenario is running simultaneous READ operations on the NOR device and on the PSRAM device. Doing this results in data bus contention. To prevent this, one device must be High-Z when reading the selected device.


NOR Flash device is the with M58LR256KB. For device specifications and complete Micron NOR Flash features documentation, contact your local Micron sales office.

PSRAM device is the W966D6H. For device specifications and complete PSRAM features documentation, contact your local Micron sales office.



### **Ball Assignments and Descriptions**

#### Figure 3: 88-Ball TFBGA (NOR x16; PSRAM x16) Ball Assignments





- 2. A22 is valid for 128Mb and above; otherwise, it is RFU.
- 3. A21 is valid for 64Mb and above; otherwise, it is RFU.



#### 88-Ball MCP: 256Mb Parallel NOR and 64Mb PSRAM Ball Assignments and Descriptions

#### Table 1: x16 NOR Ball Descriptions

| Symbol            | Alternate<br>Symbol | Туре   | Description  |
|-------------------|---------------------|--------|--|
| CE#               | E#                  | Input  | Chip enable: Activates the memory control logics, input buffers,<br>decoders, and sense amplifiers. When CE# is LOW and RESET is<br>HIGH, the device is in active mode. When HIGH, the NOR device<br>is deselected, the outputs are High-Z, and the power consump-<br>tion is reduced to the standby level.  |
| OE#               | G#                  | Input  | Output enable: Controls data outputs during NOR bus READ operations.   |
| WE#               | W#                  | Input  | Write enable: Controls the bus WRITE operation of the NOR command interface. The data and address inputs are latched on the rising edge of CE# or WE#, whichever occurs first.   |
| WP#               | WP#                 | Input  | Write protect: Provides additional hardware protection for each<br>block. When WP# is LOW, lock-down is enabled and the protec-<br>tion status of the locked-down blocks cannot be changed. When<br>WP# is HIGH, lock-down is disabled and the locked-down blocks<br>can be locked or unlocked.  |
| RP#               | RP#                 | Input  | Reset: Provides a hardware reset of the memory. When RP# is<br>LOW, the device is in reset mode; the outputs are High-Z and the<br>current consumption is reduced to <sub>IDD2</sub> . After RP#, all blocks are<br>in the locked state and the configuration register is reset. When<br>RP# is HIGH, the device is in normal operation. Upon exiting re-<br>set mode, the device enters asynchronous read mode, but a neg-<br>ative transition of CE# or L# is required to ensure valid data out-<br>puts.  |
| V <sub>PP</sub>   |                     | Supply | Both a NOR control input and power supply pin. The two func-<br>tions are selected by the voltage range applied to the pin. When<br>$V_{PP} = 0V - V_{DDQF}$ , it functions as a control input. In this case, a<br>voltage lower than $V_{PPLKF}$ provides absolute protection against<br>program or erase, while $V_{PP} > V_{PP1F}$ enables these functions. $V_{PP}$<br>is only sampled at the beginning of a program or erase; a<br>change in its value after the operation has started does not have<br>any effect, and PROGRAM or ERASE operations continue. When<br>$V_{PP}$ is in the range of $V_{PPH}$ , it acts as a power supply pin. In this<br>condition, $V_{PP}$ must be stable until the program/erase algorithm<br>is completed. |
| V <sub>DDF</sub>  |                     | Supply | Flash core power supply  |
| V <sub>DDQF</sub> |                     | Supply | Flash I/O power supply   |



#### Table 2: x16 PSRAM Ball Descriptions

| Symbol           | Alternate<br>Symbol | Туре   | Description   |
|------------------|---------------------|--------|---|
| CE#              | E#                  | Input  | Chip enable: When LOW, CE# activates the memory state machine, lad-<br>dress buffers and decoders, enabling READ and WRITE operations.<br>When HIGH, all other pins are ignored and the device is automatically<br>put in low-power standby mode. |
| OE#              | G#                  | Input  | Output enable: Provides high-speed, tri-state control, enabling fast READ and WRITE cycles to be achieved with the common I/O data bus.   |
| WE#              | W#                  | Input  | Write enable: Controls the bus WRITE operation.   |
| CRE              | CR                  | Input  | Configuration register enable: When HIGH, bus READ or WRITE opera-<br>tions access either the value of the refresh configuration register or the<br>bus configuration register, according to the value of A19.                                    |
| UB#              |                     | Input  | Upper byte enable: Gates the data on the upper byte data I/Os<br>(DQ[15:8]) to or from the upper part of the selected address during a<br>WRITE or READ operation.  |
| LB#              |                     | Input  | Lower byte enable: Gates the data on the lower byte data I/Os (DQ[7:0]) to or from the lower part of the selected address during a WRITE or READ operation.   |
| V <sub>DDP</sub> |                     | Supply | PSRAM power supply.   |

#### **Table 3: NOR/PSRAM Shared Ball Descriptions**

| Symbol          | Туре          | Description  |
|-----------------|---------------|--|
| A[MAX:0]        | Input         | Address: Select the cells in the memory array to access during bus READ opera-<br>tions. During bus WRITE operations they control the commands sent to the com-<br>mand interface of NOR memory program/erase controller, and they select the<br>cells to access in the PSRAM.   |
| DQ[15:0]        | Input/ Output | Data inputs/outputs: The bidirectional I/Os output the data stored at the selec-<br>ted address during a NOR bus READ operation or inputs a command or the data<br>to be programmed during a bus WRITE operation.<br>The upper byte data inputs/outputs carry the data to or from the upper part of<br>the selected address during a PSRAM WRITE or READ operation, when UB# is<br>driven LOW. Likewise, the lower byte data I/Os carry the data to or from the<br>lower part of the selected address during a WRITE or READ operation, when LB#<br>is driven LOW. |
| CLK             | Input         | Clock  |
| ADV#            | Input         | Latch enable input   |
| WAIT            | Output        | WAIT data in burst mode  |
| Symbol          | Туре          | Description  |
| V <sub>SS</sub> | Supply        | Shared ground.   |
| Symbol          | Туре          | Description  |
| NC              | -             | Not connected.   |
| DNU             | _             | Do not use.  |



# **Electrical Specifications**

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### **Table 4: Absolute Maximum Ratings**

| Parameters/Conditions                 | Symbol            | Min  | Мах  | Unit  |
|---------------------------------------|-------------------|------|------|-------|
| Ambient operating temperature         | T <sub>A</sub>    | -40  | 85   | °C    |
|                                       | T <sub>BIAS</sub> | -40  | 85   | °C    |
| Storage temperature range             | T <sub>STG</sub>  | -55  | 125  | °C    |
| Input voltage                         | V <sub>IN</sub>   | -0.2 | 2.45 | V     |
| PSRAM core & I/O supply voltage       | V <sub>DDP</sub>  | -0.2 | 2.45 | V     |
| Flash core supply voltage             | V <sub>DDF</sub>  | -0.2 | 2.45 | V     |
| Flash I/O supply voltage              | V <sub>DDQF</sub> | -0.2 | 2.45 | V     |
| Flash V <sub>PP</sub> program voltage | V <sub>PP</sub>   | -0.2 | 10   | V     |
| Output short circuit current          | Ι <sub>Ο</sub>    | -    | 100  | mA    |
| Time for $V_{PP}$ at $V_{PPH}$        | tVPPH             | _    | 100  | hours |

#### Table 5: Recommended Operating Conditions

| Parameters   | Symbol            | Min  | Max                     | Unit |
|--|-------------------|------|-------------------------|------|
| PSRAM core & I/O supply voltage                                | V <sub>DDP</sub>  | 1.70 | 1.95                    | V    |
| Flash core supply voltage                                      | V <sub>DDF</sub>  | 1.70 | 1.95                    | V    |
| Flash I/O supply voltage                                       | V <sub>DDQF</sub> | 1.70 | 1.95                    | V    |
| Flash V <sub>PP</sub> supply voltage (application environment) | V <sub>PP</sub>   | -0.4 | V <sub>DDQF</sub> + 0.4 | V    |
| Flash V <sub>PP</sub> supply voltage (factory environment)     | V <sub>PP</sub>   | 8.5  | 9.5                     | V    |
| Operating temperature range                                    | -                 | -40  | +85                     | °C   |



#### Table 6: Operating Modes – Standard Asynchronous Operation

X = "Don't Care"

|   | Flash           |                 |                 |                 | PSRAM           |                 |                 |                 |                 |                 | Shared          |                  |   |                   |
|---|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|------------------|---|-------------------|
| Operation   | RP#             | CE#             | OE#             | WE#             | CE#             | OE#             | WE#             | CRE             | UB#             | LB#             | ADV#            | CLK <sup>1</sup> | ADQ[15:0]                                   | WAIT <sup>2</sup> |
| Flash   | •               |                 | •               |                 | •               |                 |                 |                 |                 |                 |                 | •                |   |                   |
| READ  | V <sub>IH</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IH</sub> | V <sub>IH</sub> | Х               | Х               | X               | Х               | X               | V <sub>IH</sub> | V <sub>IL</sub>  | Address in/<br>data out                     | Low-Z             |
| WRITE   | V <sub>IH</sub> | V <sub>IL</sub> | V <sub>IH</sub> | V <sub>IL</sub> | V <sub>IH</sub> | Х               | Х               | х               | Х               | Х               | V <sub>IH</sub> | V <sub>IL</sub>  | Address in/<br>data in                      | Low-Z             |
| ADDRESS LATCH   | V <sub>IH</sub> | V <sub>IL</sub> | V <sub>IH</sub> | Х               | V <sub>IH</sub> | Х               | Х               | х               | Х               | Х               | V <sub>IL</sub> | V <sub>IL</sub>  | Data out or<br>High-Z <sup>3</sup>          | Low-Z             |
| OUTPUT DISABLE  | V <sub>IH</sub> | V <sub>IL</sub> | V <sub>IH</sub> | VIH             | VIH             | Х               | Х               | Х               | Х               | Х               | V <sub>IH</sub> | V <sub>IL</sub>  | High-Z                                      | Low-Z             |
| STANDBY   | V <sub>IH</sub> | V <sub>IH</sub> | Х               | Х               |                 | Any PS          | RAM n           | node a          | llowed          |                 | Х               | V <sub>IL</sub>  | High-Z                                      | High-Z            |
| RESET   | V <sub>IL</sub> | Х               | Х               | Х               |                 |                 |                 |                 |                 |                 | Х               | V <sub>IL</sub>  | High-Z                                      | High-Z            |
| PSRAM   |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                 |                  | •   |                   |
| READ  | X               | V <sub>IH</sub> | X               | Х               | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IH</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IL</sub> |                 | V <sub>IL</sub>  | Address in/<br>data out                     | Low-Z             |
| WRITE   | Х               | V <sub>IH</sub> | X               | Х               | V <sub>IL</sub> | V <sub>IH</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IL</sub> | V               | V <sub>IL</sub>  | Address in/<br>data in                      | High-Z            |
| READ<br>CONFIGURATION<br>REGISTER<br>(CRE controlled)             | X               | V <sub>IH</sub> | X               | Х               | V <sub>IL</sub> | V <sub>IL</sub> | V <sub>IH</sub> | V <sub>IH</sub> | V <sub>IL</sub> | V <sub>IL</sub> |                 | V <sub>IL</sub>  | Address in/<br>BCR, RCR, or<br>DIDR content | Low-Z             |
| SET<br>CONFIGURATION<br>REGISTER<br>(CRE controlled) <sup>4</sup> | X               | V <sub>IH</sub> | X               | х               | V <sub>IL</sub> | V <sub>IH</sub> | V <sub>IL</sub> | V <sub>IH</sub> | X               | X               | V               | V <sub>IL</sub>  | BCR/RCR data                                | Low-Z             |
| OUTPUT DISABLE<br>(No operation)                                  | X               | V <sub>IH</sub> | Х               | Х               | V <sub>IL</sub> | V <sub>IH</sub> | Х               | V <sub>IL</sub> | Х               | Х               | Х               | X                | High-Z                                      | Low-Z             |
| DEEP POWER<br>DOWN <sup>5</sup>                                   | Any I           | lash n          | node a          | llowed          | V <sub>IH</sub> | Х               | Х               | X               | Х               | Х               | Х               | V <sub>IL</sub>  | High-Z                                      | High-Z            |
| STANDBY   | 1               |                 |                 |                 | VIH             | Х               | Х               | Х               | Х               | Х               | х               | V <sub>IL</sub>  | High-Z                                      | High-Z            |

Notes: 1. CLK must remain LOW when the PSRAM device is operating in asynchronous mode.


2. For the Flash device, WAIT polarity is configured using the SET CONFIGURATION REGIS-TER command.

- 3. See the NOR data sheet for more information.
- 4. BCR and RCR only.
- The device enters deep power-down mode by driving the CE# from LOW to HIGH, with bit 4 of the RCR set to 0. The device remains in deep power-down mode until CE# goes LOW again and is held LOW for <sup>t</sup>DPDX.



# **Device Diagrams**


Figure 4: 88-Ball Functional Block Diagram (NOR with PSRAM)





# **Package Dimensions**

#### Figure 5: 88-Ball TFBGA (Package Code: ZQ)



Note: 1. All dimensions are in millimeters.



### **Revision History**

#### Rev. C – 11/14

Production

#### Rev. B – 09/14

• Corrected part number

#### **Rev. A – 08/14**

• Initial release

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000 www.micron.com/products/support Sales inquiries: 800-932-4992 Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners.