#### Product Change Notification - SYST-21VMFE730

Date: 22 May 2013

**Product Category:** 8-bit Microcontrollers

Affected CPNs: プロ

**Notification subject:** ERRATA - PIC18F24K20/25K20/44K20/45K20 Silicon Data Sheet Errata Errata Document Revision

Notification text: SYST-21VMFE730 Microchip has released a new DeviceDoc for the PIC18F24K20/25K20/44K20/45K20 Silicon Data Sheet Errata of devices. If you are using one of these devices please read the document located at PIC18F24K20/25K20/44K20/45K20 Silicon Data Sheet Errata.

**Notification Status:** Final

**Description of Change:** 1) Added reference to MPLAB X IDE. 2) Added Module 40, Low-Voltage Detect. 3) Data Sheet Clarifications: Added Module 2, Electrical Characteristics.

**Impacts to Data Sheet: None** 

**Reason for Change:** To Improve Manufacturability

**Change Implementation Status:** Complete

**Date Document Changes Effective: 22 May 2013** 

**NOTE:** Please be advised that this is a change to the document only the product has not been changed..

Markings to Distinguish Revised from Unrevised Devices:N/A

Attachment(s): PIC18F24K20/25K20/44K20/45K20 Silicon Data Sheet Errata

Please contact your local Microchip sales office with questions or concerns regarding this notification.

#### **Terms and Conditions:**

If you wish to change your product/process change notification (PCN) profile please log on to our website at <a href="http://www.microchip.com/PCN">http://www.microchip.com/PCN</a> sign into myMICROCHIP to open the myMICROCHIP home page, then select a profile option from the left navigation bar.

To opt out of future offer or information emails (other than product change notification emails), click here to go to <u>microchipDIRECT</u> and login, then click on the "My account" link, click on "Update profile" and un-check the box that states "Future offers or information about Microchip's products or services."

#### Affected Catalog Part Numbers (CPN)

PIC18F25K20T-I/SP

PIC18F25K20T-I/SSVAO

PIC18F25K20T-I/SSLPR

PIC18F25K20T-I/SSC09

PIC18F25K20T-I/SSC06

PIC18F25K20T-I/SS028

PIC18F25K20T-I/SS027

PIC18F25K20T-I/SS

PIC18F25K20T-I/SOVAO

PIC18F25K20T-I/SOLPR

PIC18F25K20T-I/SO

PIC18F25K20T-I/MLVAO

PIC18F25K20T-I/MLV08

PIC18F25K20T-I/MLV06

PIC18F25K20T-I/MLV05

PIC18F25K20T-I/MLV04

PIC18F25K20T-I/MLV02

PIC18F25K20T-I/MLLPR

PIC18F25K20T-I/MLC10

PIC18F25K20T-I/MLC08

PIC18F25K20T-I/MLC05

PIC18F25K20T-I/MLC02

PIC18F25K20T-I/ML022

PIC18F25K20T-I/ML

PIC18F25K20T-E/SSVAO

PIC18F25K20T-E/SSV01

PIC18F25K20T-E/SSC04

PIC18F25K20T-E/SS035

PIC18F25K20T-E/SS033

PIC18F25K20T-E/SS025

PIC18F25K20T-E/SS023

PIC18F25K20T-E/SS

PIC18F25K20T-E/SOC11

PIC18F25K20T-E/SO

PIC18F25K20T-E/MLVAO

PIC18F25K20T-E/MLV07

PIC18F25K20T-E/MLV03

PIC18F25K20T-E/ML038

PIC18F25K20T-E/ML037

PIC18F25K20T-E/ML036

PIC18F25K20T-E/ML032

PIC18F25K20T-E/ML031

PIC18F25K20T-E/ML030

PIC18F25K20T-E/ML

PIC18F25K20-I/SSVAO

PIC18F25K20-I/SSLPR

PIC18F25K20-I/SSC09

Date: Wednesday, May 22, 2013

## SYST-21VMFE730 - ERRATA - PIC18F24K20/25K20/44K20/45K20 Silicon Data Sheet Errata Errata Document Revision PIC18F25K20-I/SSC06 PIC18F25K20-I/SSC01 PIC18F25K20-I/SS021 PIC18F25K20-I/SS PIC18F25K20-I/SPREL PIC18F25K20-I/SP PIC18F25K20-I/SOVAO PIC18F25K20-I/SO PIC18F25K20-I/MLVAO PIC18F25K20-I/MLV04 PIC18F25K20-I/MLLPR PIC18F25K20-I/MLC10 PIC18F25K20-I/MLC08 PIC18F25K20-I/MLC05 PIC18F25K20-I/MLC02 PIC18F25K20-I/ML PIC18F25K20-E/SSVAO PIC18F25K20-E/SSV01 PIC18F25K20-E/SSC04 PIC18F25K20-E/SS PIC18F25K20-E/SP PIC18F25K20-E/SOC11 PIC18F25K20-E/SO PIC18F25K20-E/MLVAO PIC18F25K20-E/ML HA2223T-I/ML001 HA2223T-I/ML HA2223-I/ML HA2005T-I/SS HA2005-I/SS PIC18F24K20T-I/SP PIC18F24K20T-I/SS021 PIC18F24K20T-I/MLC01 PIC18F24K20-I/SS021 PIC18F24K20-I/MLC01 PIC18F24K20T-I/SSVAO PIC18F24K20T-I/SSLPR PIC18F24K20T-I/SSHP2 PIC18F24K20T-I/SSC03 PIC18F24K20T-I/SS027 PIC18F24K20T-I/SS020 PIC18F24K20T-I/SS PIC18F24K20T-I/SOLPR PIC18F24K20T-I/SO033 PIC18F24K20T-I/SO032 PIC18F24K20T-I/SO PIC18F24K20T-I/MLV02 PIC18F24K20T-I/MLV01 PIC18F24K20T-I/MLLPR PIC18F24K20T-I/MLC02 Date: Wednesday, May 22, 2013

## SYST-21VMFE730 - ERRATA - PIC18F24K20/25K20/44K20/45K20 Silicon Data Sheet Errata Errata Document Revision PIC18F24K20T-I/ML028 PIC18F24K20T-I/ML PIC18F24K20T-E/SS PIC18F24K20T-E/MLVAO PIC18F24K20T-E/MLV03 PIC18F24K20-I/SSVAO PIC18F24K20-I/SSLPR PIC18F24K20-I/SSC03 PIC18F24K20-I/SSC01 PIC18F24K20-I/SS PIC18F24K20-I/SP PIC18F24K20-I/SOLPR PIC18F24K20-I/SO032 PIC18F24K20-I/SO029 PIC18F24K20-I/SO025 PIC18F24K20-I/SO024 PIC18F24K20-I/SO PIC18F24K20-I/MLV02 PIC18F24K20-I/MLV01 PIC18F24K20-I/MLLPR PIC18F24K20-I/MLC02 PIC18F24K20-I/ML028 PIC18F24K20-I/ML026 PIC18F24K20-I/ML PIC18F24K20-E/SS PIC18F24K20-E/SP PIC18F24K20-E/SO PIC18F24K20-E/MLVAO PIC18F24K20-E/MLV03 PIC18F24K20-E/ML PIC18F45K20T-I/P PIC18F45K20/WCD01 PIC18F45K20T-I/PTVAO PIC18F45K20T-I/PTLPR PIC18F45K20T-I/PTC06 PIC18F45K20T-I/PTC04 PIC18F45K20T-I/PTC03 PIC18F45K20T-I/PTC02 PIC18F45K20T-I/PT PIC18F45K20T-I/MV PIC18F45K20T-I/MLV01 PIC18F45K20T-I/MLLPR PIC18F45K20T-I/MLC05 PIC18F45K20T-I/MLC01 PIC18F45K20T-I/ML PIC18F45K20-I/PTVAO PIC18F45K20-I/PTLPR PIC18F45K20-I/PTC04 PIC18F45K20-I/PTC03 PIC18F45K20-I/PTC02

Date: Wednesday, May 22, 2013

# SYST-21VMFE730 - ERRATA - PIC18F24K20/25K20/44K20/45K20 Silicon Data Sheet Errata Errata Document Revision PIC18F45K20-I/PT PIC18F45K20-I/PREL PIC18F45K20-I/P PIC18F45K20-I/P

PIC18F45K20-I/MLLPR PIC18F45K20-I/MLC05

PIC18F45K20-I/MLC01

PIC18F45K20-I/ML

PIC18F45K20-E/PT

PIC18F45K20-E/P

PIC18F45K20-E/MV

PIC18F45K20-E/ML

PIC18F44K20T-I/P

PIC18F44K20/WD01

PIC18F44K20T-I/PTC01

PIC18F44K20T-I/PT

PIC18F44K20T-I/MV

PIC18F44K20T-I/ML

PIC18F44K20-I/PTC01

PIC18F44K20-I/PT

PIC18F44K20-I/P

PIC18F44K20-I/MV

PIC18F44K20-I/ML

PIC18F44K20-E/PT

PIC18F44K20-E/P

PIC18F44K20-E/MV

PIC18F44K20-E/ML

HA1375T-I/ML

HA1375-I/ML

Date: Wednesday, May 22, 2013



## PIC18F24K20/25K20/44K20/45K20 Silicon Errata and Data Sheet Clarification

The PIC18F24K20/25K20/44K20/45K20 devices that you have received conform functionally to the current Device Data Sheet (DS41303**G**), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the PIC18F24K20/25K20/44K20/45K20 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (AF).

Data Sheet clarifications and corrections start on page 12, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB<sup>®</sup> IDE and Microchip's programmers, debuggers, and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with a hardware debugger:

- Using the appropriate interface, connect the device to the hardware debugger.
- 2. Open an MPLAB IDE project.
- 3. Configure the MPLAB IDE project for the appropriate device and hardware debugger.
- 4. Based on the version of MPLAB IDE you are using, do one of the following:
  - For MPLAB IDE 8, select <u>Programmer ></u> Reconnect.
  - b) For MPLAB X IDE, select <u>Window > Dash-board</u> and click the **Refresh Debug Tool**Status icon ( ).
- Depending on the development tool used, the part number and Device Revision ID value appear in the **Output** window.

**Note:** If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The DEVREV values for the various PIC18F24K20/25K20/44K20/45K20 silicon revisions are shown in Table 1.

TABLE 1: SILICON DEVREV VALUES

Part Number	Device ID <sup>(1)</sup> (11-bit)	Revision ID for Silicon Revision <sup>(2)</sup> (5-bit)								
Fait Number	Device ID (11-bit)	A4	A7	A9	AB	A4	<b>A</b> 7	A8	AE	AF
PIC18F24K20	105h	0xA	0xC	0xE	0x11	0x16	0x18	0x19	0x1B	0x1C
PIC18F25K20	103h	0xA	0xC	0xE	0x11	0x16	0x18	0x19	0x1B	0x1C
PIC18F44K20	104h	0xA	0xC	0xE	0x11	0x16	0x18	0x19	0x1B	0x1C
PIC18F45K20	102h	0xA	0xC	0xE	0x11	0x16	0x18	0x19	0x1B	0x1C

- **Note 1:** The Device IDs (DEVID and DEVREV) are located at the last two implemented addresses of configuration memory space. They are shown in hexadecimal in the format "DEVID:DEVREV".
  - 2: Refer to the "PIC18F2XK20/4XK20 Flash Memory Programming Specification" (DS41297) for detailed information on Device and Revision IDs for your specific device.
  - 3: Shaded cells in this table indicate older device revisions that are no longer in production.

TABLE 2: SILICON ISSUE SUMMARY

					Δ	ffec	ted	Rev	/isio	ns <sup>(</sup>	I)	
Module	Feature	Item Number	Issue Summary	<b>A4</b>	A7	A9	AB	<b>A4</b>	A7	A8	AE	AF
		Number		0xA	0xc	0xE	0x11	0x16	0×18	0×19	0x1B	0x1C
ECCP	CCP1CON	1.	Changing CCP1M bits may cause capture of Timer1 value.	Х	Х	Х	Х					
ECCP	Full-Bridge mode	2.	Direction change issue.	Х	Х	Х	Х					
MSSP SPI	SPI Clock	3.	Shortened SPI high time.	Х	Х	Х	Х					
MSSP I <sup>2</sup> C™	Slew Rate	4.	Slow slew rate when SLRCON<2> is set.	Х	Х	Х	X					
ADC	Offset	5.	Time dependent on offset.	Х	Х	Х	Х					
MSSP I <sup>2</sup> C	Receiving	6.	Address may be received as data.	Х	Х	Х	Х					
MSSP I <sup>2</sup> C	Master mode	7.	Master mode not functional.	Х								
MSSP SPI	SPI Master	8.	Improper sampling of last bit.	Х	Х	Х	Х					
MSSP SPI	SPI Master	9.	SSPBUF improperly reloads on SS pin transitions.	Х	Х	Х	Х					
MSSP SPI	SPI Master	10.	Improper extra pulse on SCK pin.	Х	Х	Х	Х					
EUSART	Synchronous Master mode	11.	Duty cycle of CK output is skewed when SPBRG is odd.	Х	Х	Х	Х					
EUSART	Synchronous Master mode	12.	LS bit corruption during transmission when SPBRG = 3.	Х	Х	Х	Х					
EUSART	Synchronous Master mode	13.	Clock fails to stop at end of character transmission when SPBRG = 0.	X	Х	X	X					
Internal Fixed Voltage Reference (FVR)	_	14.	FVRST bit activates prematurely.	X	Х							
High Low Voltage Detect (HLVD)	_	15.	IVRST bit activates prematurely.	Х	Х							
BOR	FVR	16.	Unexpected BOR occurrence.	Х	Х							
System Clocks	_	17.	HFINTOSC output accuracy.	Х	Х	Х	Х					
POR/BOR	_	18.	Unexpected code execution at low VDD.	Х	Х	Х	Х					
POR	_	19.	Premature POR release.	Х	Х	Х	Х					
POR		20.	POR may become stuck.	Х	Х	Х	Х					
Clocks	EC mode	21.	48 MHz maximum frequency.	Х	Х							
Comparators	Interrupt-on- Change	22.	Presetting interrupt-on-change issue.	Х	Х	Х	X					
Data EEPROM Memory	Endurance	23.	Endurance is limited to 10K cycles.	Х	Х	Х	Х	Х	Х	Х		
Program Flash Memory	Endurance	24.	Endurance is limited to 1K cycles.	Х	Х	Х	Х	Х	Х	Х		
Configuration Bits	CONFIG3H	25.	HFOFST bit erases to '0' instead of '1'.	Х	Х	Х	Х					

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

<sup>2:</sup> Shaded cells in this table indicate older device revisions that are no longer in production.

TABLE 2: SILICON ISSUE SUMMARY (CONTINUED)

					Α	ffec	ted	Rev	/isic	ns <sup>(</sup>	1)	
Module	Feature	Item	Issue Summary	A4	A7	A9	AB	A4	A7	A8	AE	AF
	1 3 3 3 3 3	Number	,	0xA	0xc	0xE	0x11	0x16	0x18	0x19	0x1B	0x1C
EUSART	Asynchronous Receive mode	26.	RCIDL bit may stay low improperly.	Х	Х	Х	Х					
PORTB Interrupts	Interrupt-on- Change	27.	False interrupt when setting interrupt enable.	Х	Х	Х	Х	Х	Х	Х	Х	Х
ADC	ADC Conversion	28.	ADC conversion may be limited to half scale.	Х	Х	Х	Х	Х	Х	Х		
ECCP	Full-Bridge mode	29.	Wrong dead-band time.					Х	Х	Х	Х	Х
ECCP	Full-Bridge mode	30.	Wrong signal start time.					Х	Х	Х	Х	Х
MSSP SPI	SPI Clock	31.	Improper SCK output.					Х	Х	Х	Х	Х
MSSP SPI	SPI Master	32.	Improper sampling of last bit.					Х	Х	Х	Х	Х
MSSP SPI	SPI Master	33.	Improper handling of write collision.					Х	Х	Х	Х	Х
MSSP I <sup>2</sup> C™	I <sup>2</sup> C™ Master	34.	Improper handling of Stop event.					Х	Х	Х	Х	Х
EUSART	OERR Flag	35.	Clearing SPEN bit does not clear OERR flag.					Х	Х	Х	Х	Х
EUSART	BAUDCTL	36.	RCIDL bit may stay low improperly.					Х	Х	Х	Х	Х
PORTB Interrupts	Interrupt-on- Change	37.	False interrupt when waking from Sleep.					Х	Х	Х	Х	Х
BOR	Reset	38.	Reset on configuring the analog comparators to the FVR.	Х	Х	Х	Х	Х	Х	Х	Х	Х
Wake-up from Low-Power Sleep mode	Wake-up Sources	39.	Device may not wake-up under specific conditions.	X	Х	Х	Х	Х	Х	Х	Х	Х
Low-Voltage Detect	LVD in Sleep	40.	LVD erroneously triggers upon wake-up from Sleep if band gap is disabled in Sleep mode.		Х	X	X	Х	X	X	Х	Х

**Note 1:** Only those issues indicated in the last column apply to the current silicon revision.

<sup>2:</sup> Shaded cells in this table indicate older device revisions that are no longer in production.

#### Silicon Errata Issues

Note 1: This document summarizes all silicon errata issues from all specified revisions of silicon

**2:** Shaded cells in this section indicate latest silicon in production.

#### 1. Module: ECCP

Changing the CCP1M<3:0> bits of CCP1CON may cause the CCPR1H and CCPR1L registers to capture the value of Timer1.

#### **Work around**

Halt Timer1 before changing ECCP mode. Reload Timer1 with desired value after ECCP is setup and before Timer1 is restarted.

#### **Affected Silicon Revisions**

	0xA	O×0	3×0	0x11	0x16	0x18	0x19	0x1B	0x1C
ı	Χ	Х	Х	Х					

#### 2. Module: ECCP

Changing direction in Full-Bridge mode does not insert dead time between changing the active drivers in common legs of the bridge.

#### Work around

None.

#### Affected Silicon Revisions

	0xA	0×0	0×E	0x11	0x16	0x18	0x19	0x1B	0x1C
Г	Χ	Х	Х	Х					

#### 3. Module: MSSP SPI

When the SPI clock is configured for Timer2/2 (SSPCON1<3:0> = 0011), the first SPI high time may be short.

#### Work around

Option 1: Ensure TMR2 value rolls over to zero immediately before writing to SSPBUF.

Option 2: Turn Timer2 off and clear TMR2 before writing SSPBUF. Enable TMR2 after SSPBUF is written.

#### **Affected Silicon Revisions**

OXA	0xC	0×E	0x11	0x16	 0x19	0x1B	0x1C
Χ	Х	Х	Χ				

#### 4. Module: MSSP I<sup>2</sup>C™

Slew rate is slower than I<sup>2</sup>C specifications when the SLRCON<2> bit is set.

#### Work around

Clear SLRCON<2> bit when using the I<sup>2</sup>C peripheral.

#### **Affected Silicon Revisions**

0xA	0xC	0×E	0x11	0x16	0x18	0x19	0x1B	0x1C
Х	Х	Х	Х					

#### 5. Module: ADC

Offset error is 3 LSb typical, 7 LSb maximum, including an acquisition time-dependent component (~2 LSb).

#### Work around

The time dependent error is insignificant when the time between conversions is less than 100 ms. When the time since the previous conversion is greater than 100 ms then take two ADC conversions and discard the first.

#### **Affected Silicon Revisions**

0xA	0xC	0×E	0x11	0x16	0x18	0×19	0x1B	0x1C
Х	Х	Х	Χ					

#### 6. Module: MSSP I<sup>2</sup>C

If a new address byte is received while the BF flag is set, the SSPOV bit is properly set and an ACK is not properly generated. If only the SSPOV bit is set (BF flag was cleared) and a matching address is clocked in, that received byte will be improperly loaded into the SSPBUF register and an ACK will be improperly generated.

#### Work around

None.

	0xA	0xC	0×E	0x11	0x16	0x18	0x19	0x1B	0x1C
I	Χ	Х	Х	Χ					

#### 7. Module: MSSP I<sup>2</sup>C

I<sup>2</sup>C Master mode is not functional (Rev. A4 only).

#### Work around

Use software to emulate Master mode.

#### **Affected Silicon Revisions**

0xA	0xC	0×E	0x11	0x16	0x18	0x19	0x1B	0x1C
X								

#### 8. Module: MSSP SPI

In SPI Master mode, when the CKE bit is cleared and the SMP bit is set, the last bit of the incoming data stream (bit 0) at the SDI pin will not be sampled properly.

#### Work around

None.

#### **Affected Silicon Revisions**

0xA	0xC	3×0	0x11	0×16	0x18	0x19	0x1B	0x1C
Х	Х	Х	Х					

#### 9. Module: MSSP SPI

In SPI Master mode, when CKE bit is set, the SSPBUF will reload the SSPSR output shift register on every high-to-low transition of the  $\overline{\text{SS}}$  pin.

#### Work around

Avoid using the  $\overline{SS}$  pin when the CKE bit is set and the MSSP is configured for SPI Master mode.

#### **Affected Silicon Revisions**

0xA	Ox0	3×0	0x11	0×16	0x18	0x19	0x1B	0x1C
Х	Х	Х	Х					

#### 10. Module: MSSP SPI

When SPI is enabled in Master mode with CKE = 1 and CKP = 0, a 1/Fosc wide pulse will occur on the SCK pin.

#### Work around

Configure SCK pin as an input until after the MSSP is setup.

#### **Affected Silicon Revisions**

0×A	0×0	0×E	0x11	0x16	0x18	0x19	0x1B	0x1C
Χ	Χ	Χ	Χ					

#### 11. Module: EUSART

In Synchronous Master mode, when the SPBRG is set to an odd number, the duty cycle of the CK output will be skewed by one baud clock count.

#### Work around

High values of SPBRG will minimize the effect of this anomaly.

#### **Affected Silicon Revisions**

0xA	0xC	3×0	0x11	0x16	0x18	0x19	0x1B	0x1C
Х	Χ	Х	Χ					

#### 12. Module: EUSART

In Synchronous Master mode, when the SPBRG is set to 3 and the TXREG is written while the previous character is still in the TX shift register, the LS bit of the TXREG character may be corrupted during transmission.

#### Work around

When SPBRG is set to 3, wait until the TRMT bit of the TXSTA register is set before loading TXREG with the next character to be transmitted.

#### **Affected Silicon Revisions**

0xA	0xC	0×E	0x11	0x16	0×18	0x19	0x1B	0x1C
Χ	Х	Χ	Χ					

#### 13. Module: EUSART

In Synchronous Master mode, if the SPBRG register is equal to 0 when the TXEN bit is set, then writing to TXREG will properly start transmission. However, the clock will be improperly out of phase with the data bits and the clock will not stop at the end of the character transmission.

#### Work around

Set SPBRG register to non-zero value before setting the TXEN bit.

0xA	0xC	0xE	0x11	0x16	0x18	0x19	0x1B	0x1C
X	Χ	Χ	Χ			·		

## 14. Module: Internal Fixed Voltage Reference (FVR)

The FVRST bit of the CVRCON2 register activates prematurely (Rev. A4 and A7 only).

#### **Work around**

Wait an additional 20 µs after FVRST is sensed high before using the fixed voltage reference. Enable the FVR by setting the FVREN bit of the CVRCON2 register before activating any peripheral that automatically enables the FVR. Peripherals that automatically enable the FVR include the Brown-out Reset, the High/Low Voltage Detect, and the HFINTOSC.

#### **Affected Silicon Revisions**

0xA	0xC	0×E	0x11	0x16	0x18	0x19	0x1B	0x1C
Х	Х							

#### 15. Module: High Low Voltage Detect (HLVD)

The IVRST bit of the HLVDCON register activates prematurely (Rev. A4 and A7 only).

#### Work around

Wait an additional 20 µs after IVRST is sensed high before using the fixed voltage reference. Enable the FVR by setting the FVREN bit of the CVRCON2 register before activating any peripheral that automatically enables the FVR. Peripherals that automatically enable the FVR include the Brown-out Reset, the High/Low Voltage Detect, and the HFINTOSC.

#### Affected Silicon Revisions

	0xA	O×0	3×0	0x11	0x16	0x18	0x19	0x1B	0x1C
I	Χ	Х							

#### 16. Module: BOR

An unexpected Brown-out Reset may occur when the fixed voltage reference is inactive and BOR is activated, thereby activating the fixed voltage reference simultaneously. This error is caused by a premature FVRST stable flag (Rev. A4 and A7 only) and only affects Brown-out disable in Sleep and software enabled BOR modes.

#### Work around

Enable the FVR by setting the FVREN bit of the CVRCON2 register and then wait an additional 20 µs after FVRST is sensed high before enabling BOR. Brown-out disable in Sleep mode with automatic enable on wake-up cannot be used.

#### **Affected Silicon Revisions**

0×A	0×0	0×E	0x11	0x16	0x18	0x19	0x1B	0x1C
Χ	Х							

#### 17. Module: System Clocks

HFINTOSC output frequency is 16 MHz  $\pm 3\%$ , 25°C to 85°C.

#### Work around

None.

#### **Affected Silicon Revisions**

0×A	O×0	3×0	0x11	0x16	0x18	0x19	0x1B	0x1C
Х	Х	Х	Χ					

#### 18. Module: POR/BOR

The POR rearm voltage may be below the low end of the BOR range, causing unexpected code execution below the BOR range.

#### Work around

Use external power monitor to hold the device in Reset below 1.1V.

0xA	0xC	0xE	0x11	0x16	0x18	0x19	0x1B	0x1C
Х	Х	Х	Х					

#### 19. Module: POR

The POR may release around 0.8V (below the POR rearm voltage of 1.2V, nominal) when VDD rises from below 0.60V (when BOR is not enabled) or 0.33V (when BOR is enabled).

#### Work around

Use Power-up Timer when operating with the EC, EXTRC or HFINTOSC oscillator modes. Ensure that VDD rise time is less than the Power-up Timer time

#### **Affected Silicon Revisions**

	0xA	O×0	3×0	0x11	0x16	0x18	0x19	0x1B	0×1C
ſ	Χ	Х	Х	Х					

#### 20. Module: POR

The part may hang in the Reset state when VDD rises to the operating range at a rate faster than 7500V per second. Recovery from the hung state is possible only by first lowering VDD to below 0.3V, followed by raising VDD to the operating range.

#### Work around

Slow VDD rise time by adding series resistance between the voltage supply and the VDD pin and increasing the VDD bypass capacitance. VDD bypassing should remain on the pin side of the series resistor.

#### Affected Silicon Revisions

0xA	0×C	0xE	0x11	0x16	0x18	0x19	0x1B	0x1C
Х	Χ	Х	Χ					

#### 21. Module: Clocks

EC mode operation is limited to a maximum of 48 MHz (Rev. A4 and A7 only).

#### Work around

Divide external clock by 4 and use HS-PLL Clock mode for external clocking above 48 MHz.

#### **Affected Silicon Revisions**

0xA	0xC	0×E	0x11	0x16	0x18	0x19	0x1B	0x1C
Х	Х							

#### 22. Module: Comparators

When the CxON bit is clear, the output from the comparator will be properly forced to zero, but the CxPOL bit will improperly have no effect on the CxOUT bit. This prevents presetting the comparator change-on-interrupt mismatch latches as described in the data sheet.

#### Work around

Configure one of the unused comparator input channels as a digital output. Use that digital output to manipulate the comparator output to the desired CxOUT non-interrupt level. When the comparator is then set to the desired inputs, the mismatch latches will be preset to the non-interrupt level and the CxIF flag can then be cleared.

#### **Affected Silicon Revisions**

0xA	0xC	0×E	0x11	0x16	0x18	0x19	0x1B	0x1C
Х	Х	Х	Χ					

#### 23. Module: Data EEPROM Memory

The write/erase endurance of Data EE Memory is limited to 10K cycles.

#### Work around

Use error correction method that stores data in multiple locations.

#### **Affected Silicon Revisions**

0xA	0xC	0×E	0x11	0x16	0x18	0x19	0x1B	0x1C
Х	Х	Х	Х	Х	Х	Х		

#### 24. Module: Program Flash Memory

The write/erase endurance of the PFM is limited to 1K cycles when VDD is above 3V. Endurance degrades when VDD is below 3V.

#### Work around

For data tables in program Flash memory use error correction method that stores data in multiple locations.

0xA	O×0	3×0	0x11	0x16	0x18	0x19	0x1B	0x1C
Х	Х	Х	Х	Х	Х	Х		

#### 25. Module: Configuration Bits

Bit 3 of CONFIG3H defaults to '0' after a Bulk Erase instead of '1' as specified in the data sheet.

#### Work around

Program the HFOFST bit to the desired state after a Bulk Erase. All MPLAB<sup>®</sup> IDE programming tools currently perform this way.

#### **Affected Silicon Revisions**

	0xA	O×0	3×0	0x11	0x16	0x18	0x19	0x1B	0x1C
I	Χ	Х	Х	Х					

#### 26. Module: EUSART

In Asynchronous Receive mode, the RCIDL bit of the BAUDCON register will properly go low when an invalid Start bit less than 1/8th of a bit time is received. The RCIDL bit will then stay low improperly until a valid Start bit is received.

#### Work around

When monitoring the RCIDL bit, measure the length of time between the RCIDL going low and the RCIF flag going high. If this time is greater than one character time, then restore the RCIDL bit by resetting the EUSART module. The EUSART module is reset when the SPEN bit of the RCSTA register is cleared.

#### **Affected Silicon Revisions**

0xA	0xC	0xE	0x11	0x16	0x18	0x19	0x1B	0x1C
Х	Х	Х	Х					

#### 27. Module: PORTB

Setting a PORTB interrupt-on-change enable bit of the IOCB register while the corresponding PORTB input is high will cause an RBIF interrupt.

#### **Work around**

Set the IOCB bits to the desired configuration, then read PORTB to clear the mismatch latches. Finally, clear the RBIF bit before setting the RBIE bit.

#### **Affected Silicon Revisions**

0xA	0×0	0×E	0x11	0x16	0x18	0x19	0x1B	
X	Χ	X	Χ	Х	Χ	Χ	Х	Х

#### 28. Module: ADC

After extended stress, the Most Significant bit (MSb) of the ADC conversion result can become stuck at '0'. Conversions resulting in code 511 or less are still accurate, but conversions that should result in codes greater than 511 are, instead, pinned at 511.

The potential for failures is a function of several factors:

- The potential for failures increases over the life
  of the part. No failures have ever been seen for
  accelerated stress estimated to be equivalent
  to 34 years at room temperature. The failure
  rate after accelerated stress estimated to be
  equivalent to 146 years at room temperature
  can be as high as 10% for VDD = 1.8V. The time
  to failure will decrease as the operating
  temperature increases.
- The potential for failures is highest at low VDD and decreases as VDD increases.

#### Work around

- Restrict the input voltage to less than 1/2 of the ADC voltage reference so that the expected result is always a code less than or equal to 511.
- Use manual acquisition time (ACQT<2:0> = 000) and put the part to Sleep after each conversion.

#### **Affected Silicon Revisions**

	0xA	0xC	0×E	0x11	0x16	0x18	0x19	0x1B	0x1C
I	Χ	Х	X	Χ	Х	Х	Х		

#### 29. Module: ECCP

Changing direction in Full-Bridge mode inserts a dead-band time of 4/Fosc \* TMR2 Prescale instead of 1/Fosc \* TMR2 Prescale as specified in the data sheet.

#### Work around

None.

0xA	0xC	0xE	0x11	0x16	0x18	0x19	0x1B	0x1C
				Х	Х	Х	Х	Х

#### 30. Module: ECCP

ECCP – In Full-Bridge mode when PR2 = CCPR1L and DC1B[1:0] <>'00' and the direction is changed, then the dead time before the modulated output starts is compromised. The modulated signal improperly starts immediately with the direction change and stays on for Tosc \* TMR2 Prescale \* DC1B[1:0].

#### Work around

Avoid changing direction when the duty cycle is within three Least Significant steps of 100% duty cycle. Instead, clear the DC1B[1:0] bits before the direction change and then set them to the desired value after the direction change is complete.

#### **Affected Silicon Revisions**

0xA	0×0	0×E	0x11	0x16	0x18	0x19	0x1B	0x1C
				Х	Х	Х	Х	Х

#### 31. Module: MSSP SPI

When the SPI clock is configured for Timer2/2 (SSPCON1<3:0> = 0011) and the CKE bit of the SSPSTAT register is '1', then when SSPBUF is written, the SCK output is improperly immediately driven to the non-Idle state together with the MSb value of the SSPBUF. The duration at which SDO and SCK remain at these levels may be shorter than a full half-bit period. The remaining bits in the byte are output properly.

#### Work around

None.

#### **Affected Silicon Revisions**

0xA	0xC	0×E	0x11	0×16	0x18	0x19	0x1B	0x1C
				Х	Х	Х	Х	Х

#### 32. Module: MSSP SPI

In SPI Master mode, when the CKE bit of the SSP-STAT register is cleared and the SMP bit of the SSPSTAT register is set, then the last bit of the incoming data stream (bit 0) at the SDI pin will not be sampled properly.

#### Work around

None.

#### **Affected Silicon Revisions**

0xA	0xC	3×0	0x11	0x16	0x18	0x19	0x1B	0x1C
				Х	Х	Х	Х	Х

#### 33. Module: MSSP SPI

In SPI Master mode, if the SSPBUF register is written while a byte is actively being transmitted, an extra clock pulse will be improperly generated at the end of the transmission. Further writes to the SSPBUF register will be inhibited although 8 or 9 clock pulses will be generated for each attempted write. The WCON bit of the SSPCON register is properly set indicating that a write collision occurred. However, the write collision condition can only be cleared by resetting the MSSP module. Clear the MSSP by clearing the SSPEN bit of the SSPCON1 register.

#### Work around

Use the SSPIF bit of the PIR1 register or the BF bit of the SSPSTAT register to determine that the transmission is complete before writing the SSPBUF register. In the event that a write collision does occur, use the slave select feature to resynchronize the slave clock.

#### **Affected Silicon Revisions**

0×A	0×0	0×E	0x11	0x16	0x18	0x19	0x1B	0x1C
·				Χ	Х	Х	Х	Х

#### 34. Module: MSSP I<sup>2</sup>C™

In Master I<sup>2</sup>C Receive mode if a Stop condition occurs in the middle of an address or data reception, then the SCL clock stream will continue endlessly and the RCEN bit of the SSPCON2 register will remain set improperly. If a Start condition occurs after the improper Stop condition then 9 additional clocks will be generated followed by the RCEN bit going low.

#### Work around

Use low-impedance pull-ups on the SDA line to reduce the possibility of noise glitches which may trigger an improper Stop event. Use a time-out event timer to detect the unexpected Stop condition and resulting stuck RCEN bit. Clear the stuck RCEN bit by clearing the SSPEN bit of SSPCON1.

0xA	0×C	0×E	0x11	0x16	0x18	0x19	0x1B	0x1C
				Χ	Χ	Χ	Χ	Χ

#### 35. Module: EUSART

The OERR flag of the RCSTA register is reset only by clearing the CREN bit of the RCSTA register or by a device Reset. Clearing the SPEN bit of the RCSTA register does not clear the OERR flag.

#### Work around

Clear the OERR flag by clearing the CREN bit instead of clearing the SPEN bit.

#### **Affected Silicon Revisions**

0×A	0xC	3×0	0x11	0x16	0x18	0x19	0x1B	0x1C
				Х	Х	Х	Х	Х

#### 36. Module: EUSART

In Asynchronous Receive mode, the RCIDL bit of the BAUDCON register will properly go low when an invalid Start bit less than 1/16th of a bit time is received. The RCIDL bit will then properly go high 1/8th of a bit time later. However, if another invalid Start bit occurs less than 1 bit time after the leading edge of the first invalid Start bit, then the RCIDL bit will improperly stay high then improperly go low one bit time later. The RCIDL bit will then stay low improperly until a valid Start bit is received.

#### Work around

When monitoring the RCIDL bit, measure the length of time between the RCIDL going low and the RCIF flag going high. If this time is greater than one character time, then restore the RCIDL bit by resetting the EUSART module. The EUSART module is reset when the SPEN bit of the RCSTA register is cleared.

#### **Affected Silicon Revisions**

0xA	0xC	0xE	0x11	0x16	0x18	0x19	0x1B	0x1C
				Х	Х	Х	Х	Х

#### 37. Module: Interrupt-on-Change

When any interrupt-on-change is enabled and the corresponding input is high, then waking from Sleep by a source other than interrupt-on-change may cause the RBIF interrupt flag bit to become set improperly.

#### Work around

 Use the INTx interrupt in lieu of interrupt-onchange.

Or

 Store the state of the PORTB inputs before entering Sleep. Upon waking, if an RBIF is detected, then compare the PORTB levels with those stored. If they are the same, then clear and ignore the RBIF interrupt.

#### **Affected Silicon Revisions**

0xA	Ox0	∃×0	0x11	0x16	0x18	0x19	0x1B	0x1C
				Х	Х	Х	Х	Х

#### 38. Module: BOR

An unexpected Brown-out Reset may occur when enabling the comparator with the Fixed Voltage Reference (FVR) selected as the VIN+ input.

#### Work around

Disconnect the FVR from the VIN+ comparator inputs prior to enabling the comparator and then reconnect it after enabling the comparator.

	0xA	O×0	3×0	0x11	0x16	0x18	0x19	0x1B	0x1C
I	Χ	Χ	Χ	Χ	Х	Χ	Χ	Х	Х

## 39. Module: Wake-up from Low-Power Sleep mode

The device may not wake from Sleep when both of the following conditions are met:

- 1. The device is in Sleep mode for <1 ms;
- 2. On waking, the device executes a SLEEP instruction within 100 µs.

Under these conditions, the oscillator may stop before completing execution of the SLEEP instruction. The device will enter Sleep mode but will not wake-up on any enabled wake-up event, including the Watchdog Timer.

#### Work around

1. Disable High-Speed Start-up

Disabling High-Speed Start-up in the Configuration Word will delay the device executing code on wake-up by 250 µs, nominally, allowing the oscillator to stabilize.

The wake-up time from Sleep will increase by about 250  $\mu$ s, nominally.

2. BOR enabled during Sleep

Configuring the device for hardware only BOR or software-controlled BOR and enabling SBOREN, the voltage reference is on during Sleep.

The device will wake-up and the oscillator will be stable. This will add 20  $\mu A$  (nominal) to the Sleep current.

3. Enable the FVR during Sleep

In the same manner as the BOR, the FVR will keep the voltage reference on during Sleep, causing the oscillator to be stable on wake-up.

4. Avoid executing SLEEP within 100  $\mu s$  of any wake-up event

This can be achieved by adding more instructions (NOP) before executing the <code>SLEEP</code> instruction. This minimizes the probability of the <code>SLEEP</code> instruction only partially executing.

#### **Affected Silicon Revisions**

0xA	0xC	0xE	0x11	0x16	0x18	0x19	0x1B	0x1C
Х	Х	Х	Х	Х	Х	Х	Х	Х

#### 40. Module: Low-Voltage Detect

If Low-Voltage Detect is enabled, the band gap is disabled in Sleep, and the part is put to Sleep for a short period of time, the LVD will trigger immediately upon waking-up from Sleep.

#### Work around

Do not disable the band gap in Sleep when using the LVD.

0×A	0xC	0×E	0x11		0x18	0x19	0x1B	0x1C
Х	Х	Х	Χ	Х	Х	Х	Х	Х


#### **Data Sheet Clarifications**

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS41303**G**):

1. Module: Dimensions for UQFN Packaging Option

#### 40-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) - 5x5x0.5 mm Body [UQFN]


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-156A Sheet 1 of 2

#### 40-Lead Ultra Thin Plastic Quad Flat, No Lead Package (MV) - 5x5x0.5 mm Body [UQFN]

**bte:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS			
Dimen	sion Limits	MIN	NOM	MAX	
Number of Pins	N	40			
Pitch	е	0.40 BSC			
Overall Height	Α	0.45	0.50	0.55	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3		0.127 REF		
Overall Width	E	5.00 BSC			
Exposed Pad Width	E2	3.60	3.70	3.80	
Overall Length	D		5.00 BSC		
Exposed Pad Length	D2	3.60	3.70	3.80	
Contact Width	b	0.15	0.20	0.25	
Contact Length	L	0.30	0.40	0.50	
Contact-to-Exposed Pad	K	0.20	-	-	

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-156A Sheet 2 of 2

#### 2. Module: Electrical Characteristics

Parameter D026 in Table 26-8 on page 376 of the data sheet lists the maximum ADC delta current at 1.8V as 290  $\mu$ A. The correct value should be 360  $\mu$ A (correction in bold in Table 26-8).

TABLE 26-8: DC CHARACTERISTICS: PERIPHERAL SUPPLY CURRENT, PIC18F2XK/4XK20

PIC18F2	(K20/4XK20			perating mperati	g Conditions (unl ure -40°C ≤ TA		tated)
Param No.	Device Characteristics	Тур	Max	Units		Conditions	;
	Module Differential Currents	3					
D024	Watchdog Timer	0.7	2.0	μА	-40°C to +125°C	VDD = 1.8V	
(∆lwdt)		1.1	3.0	μΑ	-40°C to +125°C	VDD = 3.0V	
D024A	Brown-out Reset <sup>(2)</sup>	21	50	μА	-40°C to +125°C	VDD = 2.0V	
(∆lbor)		25	60	μА	-40°C to +125°C	VDD = 3.3V	
		0	_	μА	-40°C to +125°C	VDD = 3.3V	Sleep mode, BOREN<1:0> = 10
D024B (∆IHLVD)	High/Low-Voltage Detect <sup>(2)</sup>	13	30	μА	-40°C to +125°C	VDD = 1.8-3.0V	
D025	Timer1 Oscillator	0.5	2.0	μΑ	-40°C		
(∆loscв) LP		0.5	2.0	μΑ	+25°C	VDD = 1.8V	32 kHz on Timer1 <sup>(1)</sup>
LP		0.7	2.0	μΑ	+85°C		
		0.7	3.0	μΑ	-40°C		
		0.7	3.0	μΑ	+25°C	VDD = 3.0V	32 kHz on Timer1 <sup>(1)</sup>
		0.9	3.0	μΑ	+85°C		
D025A	Timer1 Oscillator	11	30	μΑ	-40°C		
(∆loscв) HP		13	33	μΑ	+25°C	VDD = 1.8V	32 kHz on Timer1 <sup>(3)</sup>
		15	35	μΑ	+85°C		
		14	33	μΑ	-40°C		
		17	37	μА	+25°C	VDD = 3.0V	32 kHz on Timer1 <sup>(3)</sup>
		19	40	μΑ	+85°C		
D026	A/D Converter <sup>(4)</sup>	200	360	μΑ	-40°C to +125°C	VDD = 1.8V	A/D on, not converting
(∆IAD)		260	425	μΑ	-40°C to +125°C	VDD = 3.0V	A D on, not converting
$\Delta IFRC$		2	5	μА	-40°C to +125°C	VDD = 1.8V	Adder for FRC
		11	18	μΑ	-40°C to +125°C	VDD = 3.0V	

Note 1: Low-Power mode on T1 osc. Low-Power mode is limited to 85°C.

<sup>2:</sup> BOR and HLVD enable internal band gap reference. With both modules enabled, current consumption will be less than the sum of both specifications.

<sup>3:</sup> High-Power mode in T1 osc.

**<sup>4:</sup>** A/D converter differential currents apply only in RUN mode. In SLEEP or IDLE mode both the ADC and the FRC turn off as soon as conversion (if any) is complete.

## APPENDIX A: DOCUMENT REVISION HISTORY

#### Rev A Document (12/2008)

Initial release of this document.

#### Rev B Document (05/2009)

Updated Errata to new format; Added Module 11: PORTB and Module 12: ADC; minor edits.

Clarifications/Corrections to the Data Sheet: Added Module 1: MSSP; Module 2: Electrical Specifications; Module 3: Electrical Specifications.

#### **Rev C Document (06/2009)**

Clarifications/Corrections to the Data Sheet:

Deleted Module 1: MSSP: Figure 17-17 Baud Rate Generator Block Diagram, updating subsequent numbering. Added Module 3 MSSP: Register 17-3 SSPADD; Added Module 4 MSSP: Section 17.4.2 Operation; Added Module 5 MSSP: Figure 17-16 MSSP Block Diagram; Added Module 6 MSSP: Sections 17.4.7.1, 17.4.8, 17.4.9, 17.4.17.1, 17.4.17.2, 17.4.17.3: SSPADD, changing <6:0> to <7:0>.

#### **Rev D Document (11/2009)**

Updated to add revision 0x1B.

Data Sheet Clarifications: Deleted Modules 1, 2, 3, 4, 5, 6.

#### Rev E Document (04/2010)

Updated to include early revisions of silicon, revision IDs 0xA through 0x11. These early revisions were described in DS80366 errata, which is now obsolete.

#### Rev F Document (05/2010)

Updated Table 1.

#### Rev G Document (07/2010)

Removed ADC Work around #2 and changed #3 to #2 (Module 28).

#### **Rev H Document (07/2011)**

Updated errata to the new format; Updated Module 16; Added Modules 38 and 39; Updated Table 2 to include the new modules.

Data Sheet Clarifications: Added Module 1.

#### **Rev J Document (07/2012)**

Added Silicon revision AF.

#### Rev K Document (05/2013)

Added MPLAB X IDE; Added Module 40, Low-Voltage Detect.

Data Sheet Clarifications: Added Module 2, Electrical Characteristics.

PIC 16	PIC 16F24K2U/25K2U/44K2U/45K2U									
NOTES:										

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our
  knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data
  Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

## QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, FlashFlex, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC, SST, SST Logo, SuperFlash and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MTP, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

Analog-for-the-Digital Age, Application Maestro, BodyCom, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, SQI, Serial Quad I/O, Total Endurance, TSHARC, UniWinDriver, WiperLock, ZENA and Z-Scale are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

GestIC and ULPP are registered trademarks of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2008-2013, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 9781620772041

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



#### Worldwide Sales and Service

#### **AMERICAS**

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com
Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087

Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario, Canada

Canada

Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

**Australia - Sydney** Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hangzhou** Tel: 86-571-2819-3187 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2943-5100 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

**China - Qingdao** Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8864-2200 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian
Tel: 86-29-8833-7252

Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631

Fax: 91-11-4160-8632 India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Osaka** Tel: 81-6-6152-7160 Fax: 81-6-6152-9310

**Japan - Tokyo** Tel: 81-3-6880- 3770 Fax: 81-3-6880-3771

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

**Korea - Seoul** Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857

Fax: 60-3-6201-9859

Malaysia - Penang
Tel: 60-4-227-8870

Fax: 60-4-227-4068 **Philippines - Manila**Tel: 63-2-634-9065

Fax: 63-2-634-9069 Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan - Hsin Chu

Tel: 886-3-5778-366 Fax: 886-3-5770-955

**Taiwan - Kaohsiung** Tel: 886-7-213-7828 Fax: 886-7-330-9305

**Taiwan - Taipei** Tel: 886-2-2508-8600 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

11/29/12