


Single Ringing Subscriber Line Interface Circuit VE950 Series

Introduction

The Le9541 Ringing SLIC device is a single-channel device and equivalent of channel 1 of Le9540 in the same 40-pin QFN package. It is optimized to provide battery feed, ringing, and supervision on voice loops found in short-loop VoIP applications. This device is optimized to interface to the Broadcom BCM3383/85 SoC, or equivalent. The SLIC operational control and status report are communicated through a serial interface with reset. The SLIC supports wide-band applications.

Figure 1. Block Diagram



Features

- Single channel high voltage ringing SLIC
- Functionally equivalent of Le9540 one channel
- High voltage high bandwidth design supports 7 kHz wide band applications
 - Up to –145 V ringing battery Le9541D
 - Up to –100 V ringing battery Le9541C
- Operation control and status report through serial interface with reset
 - SLIC operation state/DC current limit/test load enable
 - DC loop closure/ring trip/thermal shutdown
- Eight operating states
 - Scan (minimal power dissipation)
 - Active forward (default power-up state)
 - Active forward ICV
 - Active reverse
 - Tip open
 - Wink
 - Ringing
 - Disconnect
- Ringing inputs for optimized interface to BRCM SoC devices
 - Accepts driving signals from per channel voice outputs as well as from PWM outputs
- DC current limited in active/scan/tip open states
- Loop start, ring trip, and ring-ground detections with two thresholds
- Thermal shutdown protection with hysteresis
- Test load switch supports integrated test algorithms
- Available in 40-pin QFN package that is “pin-to-pin” compatible with (channel 1 of) Le9540

Applications

- Optimized design to work with BCM3383/85 Broadcom SoCs for short loop residential gateways

Table of Contents

Introduction.....	1
1. Features.....	2
2. Applications.....	2
1. Product Description.....	5
1.1. Power Supplies.....	5
1.2. Operating States.....	5
1.3. Communication Interface.....	6
1.4. Package.....	6
1.5. Protection.....	6
1.6. Thermal.....	6
2. Pin Descriptions.....	7
2.1. Pin Diagram.....	7
2.2. Pin Details.....	8
3. Absolute Maximum Ratings.....	10
3.1. Thermal Resistance.....	10
3.2. Package Assembly.....	10
4. Operating Ranges.....	11
4.1. Environmental Ranges.....	11
4.2. Electrical Ranges.....	11
5. Electrical Characteristics.....	12
5.1. Supply Currents.....	12
5.2. Power Dissipation.....	13
5.3. Line Characteristics.....	13
5.4. Serial Interface Characteristics.....	17
6. Serial Interface Operations and Definitions.....	19
6.1. Serial Interface Operations.....	19
6.2. Bit Assignments.....	20
7. Test Circuit.....	22
8. Applications.....	25
8.1. In-rush Control.....	25
8.2. Loop Closure and Ring Trip Detection Thresholds with Hysteresis.....	25
8.3. Design Examples.....	26
8.4. Application Circuit Parts List.....	27
9. Physical Dimensions.....	28
10. Ordering Information.....	30
11. Revision History.....	31
The Microchip Website.....	32

Product Change Notification Service.....	32
Customer Support.....	32
Microchip Devices Code Protection Feature.....	32
Legal Notice.....	33
Trademarks.....	33
Quality Management System.....	34
Worldwide Sales and Service.....	35

1. Product Description

The Le9541 device is a single-channel design from Le9540. It is optimized to provide battery feed, ringing, and supervision on short Plain Old Telephone Service (POTS) loops. This device is optimized to interface to Broadcom system-on-a-chip (SoC) device for cable modem applications.

1.1 Power Supplies

The Le9541 device is powered by a Vcc for analog circuits, a VDD for the serial logic circuits and a VBAT for DC feed and power ringing. The maximum of VBAT is rated at –100 V for Le9541C and –145 V for Le9541D. The VBAT is expected to be a full tracking supply. The device depends on the tracking power supply to reduce the battery amplitude during off-hook conditions and by doing so may save overall operating power consumption. The VBAT should be no more negative than –100 V for Le9541D other than in ringing mode. Also, when –145 V is used for ringing special care should be taken to prevent certain faults from happening, such as tip to ring, tip or ring to ground, or similar alike.

1.2 Operating States

The Le9541 device uses a voltage-feed-current-sense architecture. The device has active, scan, tip open, wink and disconnect operation states. Power ringing is also provided to the subscriber loop through amplification of a low-voltage input. The active forward state with the low (ILL) DC current limit and the test switch turned off is the default power up state.

1.2.1 Active

There are three active states: Active Forward, Active Reverse, and Active Forward ICV.

In the Active Forward state, the DC feed voltage on PT is positive with respect to the voltage on PR. In the Active Reverse state, the DC feed voltage on PT is negative with respect to the voltage on PR.

In the Active Forward ICV state, the PT voltage is forced to be near –20 V. The channel will be operating with an Increased Common mode Voltage (ICV).

The DC feed current is limited and can be programmed to either ILL or ILH. There is in the order of a 10 kΩ slope to the I/V characteristic in the current-limit region. Thus, once in current limit, the actual loop current will increase slightly as loop length decreases.

For AC operation, the SLIC supports off-hook talk mode and on-hook transmission mode as may be required during the quiet interval of ringing. The overhead is about 6 V to 8 V, allowing for on-hook transmission of an undistorted signal of 3.14 dBm into 900 Ω, or 500 mV of meter pulse.

1.2.2 Scan

Scan is a simple low-power operation state. It is designed primarily for on-hook operation. It provides forward DC feed with the voltage on PT positive with respect to the voltage on PR. The loop closure detector is active. The DC feed current is limited and fixed. The AC transmission path and on-hook transmission are not active.

1.2.3 Tip Open

The Tip Open state is the scan state with high impedance into PT.

1.2.4 Wink

The Wink state is an active state but the voltages on PT and PR are forced to be the same and near ground.

1.2.5 Disconnect

Both PT and PR are in high impedance.

1.2.6 Ringing

In the Ringing state, the signals on RINGP and RN are amplified and provided to the tip/ring pair as the power ringing signal. The signals on RINGP and RN may be a sine wave or a filtered square wave to produce a sine wave or trapezoidal output. A DC offset may also be applied.

The signals on RINGP and RN are desirable to be referenced to VREF or near VREF potential for maximum dynamic ranges on the inputs.

1.3 Communication Interface

A serial interface is used for device operational control and for device status reporting. For operational control through DIN, the operation state, DC current limit and test load switch operation can be set. The upstream status reporting on DOUT are loop closure, ring trip, and thermal shutdown. There are two loop closure outputs related to two detection thresholds, two ring trip detection outputs related to two detection thresholds, and one thermal shutdown indication.

The serial interface has a RESET, which is active low. When the RESET pin is a logic 0, the device enters its default state of active forward with the low (ILL) DC current limit and the test switch turned off. The RESET pin has an internal pull down.

1.4 Package

Le9541 is available in a 40-pin QFN package (6 mm x 6 mm). It is the same package used for Le9540. The pin assignments of Le9541 are exactly the same as Le9540 on channel 1 making it possible to share the same package footprint on a PCB with Le9540.

1.5 Protection

A battery referenced protection device should reference to VBAT. Connect the gate of the battery referenced protection device to VBAT or to PRT_REF. PRT_REF is available on pin 36 where CPR is on Le9540 to enable drop-in use of the Le9541 in a Le9540 design where CPR is used. PRT_REF should not be used to replace VBAT pin as battery supply.

1.6 Thermal

The device is packaged in a small 40-pin QFN (6 mm x 6 mm). The exposed pad must be connected to a ground plane on the printed circuit board for thermal conduction. Also, the internal analog grounds and battery grounds are connected to the exposed pad, as well as to the GND pin. The single GND pin may not be sufficient for peak current return. The ground plane to which the exposed pad connects is used as analog signal ground and battery ground.

In case of reaching the thermal shutdown temperature, the channel will automatically enter an all off state. Upon cooling, the device will re-enter the state contained in the serial interface control registers. Hysteresis is built-in to prevent fast oscillation. This is a self-protection operation. Thermal shutdown will not cause performance degradation once the device goes back to normal operation.


2. Pin Descriptions

The Le9541 device has 40 pins as described in this section.

2.1 Pin Diagram

The following figure shows the top view of the Le9541 device.

Figure 2-1. Le9541 Pin Diagram



Note: Exposed pad should be connected to the ground plane for electrical connection and thermal conduction.

2.2 Pin Details

The following table shows the functional pin descriptions for the Le9541 device.

Table 2-1. Le9541 Pin Description

Pin Name	Type	Description
VITR	Output	Transmit AC Output Voltage. Output of internal AAC amplifier. This output is a voltage that is directly proportional to the differential AC tip/ring current.
RCVP	Input	Receive AC Signal Input (Non inverting). This high-impedance input controls the AC differential voltage on tip and ring, for voice in Active states. This node is a floating input.
RN	Input	Receive AC Signal Input and Power Ringing Signal Input (Inverting). In Active States this input, with reduced gain and referenced to VREF, is paired with RCVP for voice transmission. In Ringing State this input is paired with RINGP with the same gain as that of RINGP.
RINGP	Input	Power Ring Signal Input (Non inverting). Couple to a sine wave or lower crest factor low-voltage ring signal. The input here is amplified to provide the full power ring signal at tip and ring. This signal may be applied continuously, even during non- ringing states.
DCF	Input	Filter Capacitor. Connect a capacitor from this node to ground.
RTFLT	Input	Ring Trip Filter. Connect a capacitor to ground to filter the ring trip circuit to prevent spurious responses. A single-pole filter is needed.
VREF	Output	SLIC Device Internal Reference Voltage. Output of internal 1.5 V reference voltage.
IREF	Input	SLIC Device Internal Reference Current. Connect a 49.9 kΩ resistor to low noise analog ground.
VCC	Power	Analog Power Supply. 3.3 V typical.
VDD	Power	Digital Power Supply. 3.3 V typical.
VBAT	Power	Battery Supply. User adjusted supply per SLIC operation state and device grade.
PRT_REF	Output	Protection Reference. The PRT-REF output pin supplies a reference voltage equal to VBAT that may be used as an alternative to VBAT pin as the gate reference voltage of a protector. This is provided in the place of the CPR pin of Le9540 to ensure functional compatibility with Le9540 designs using CPR pin. As a result, the Le9541 can be directly dropped into a Le9540 design with no modifications to convert that design to a single channel application. PRT_REF should not be used to replace VBAT pin as battery supply.
PT	Input/ Output	Protected Tip. The output drive of the tip amplifier and input to the loop-sensing circuit. Connect to loop through over-voltage and over-current protection.
PR	Input/ Output	Protected Ring. The output drive of the ring amplifier and input to the loop sensing circuit. Connect to loop through over-voltage and over-current protection.
ITR	Input	Transmit Gain. Input to AX amplifier. Connect a 6.49 kΩ resistor from this node to VTX to set transmit gain of 205 V/A.
VTX	Output	DC and AC Output Voltage. Output of internal AX amplifier. The voltage at this pin is directly proportional to the differential tip/ring current.
TXI	Input	AC/DC Separation. Input to internal AAC amplifier. Connect a capacitor from this pin to VTX.
TLD	Input	Test Load. A test load may be connected to this pin.
RESET	Input	Reset. When low it resets the SLIC and both channels will be in default mode. It comes with internal 100 kΩ pull down.

.....continued

Pin Name	Type	Description
EN	Input	Enable. Activate the serial interface operations.
CLK	Input	Clock for the Serial Data Transmission. Clock that runs the serial interface.
DIN	Input	Data Input. Data inputs of the serial interface.
DOUT	Output	Data Output. Data outputs of the serial interface.
NC		No Connect. Internally not connected.
GND	GND	Ground. Use together with the exposed pad as ground return.
Exposed Pad		Thermal and Circuit Ground. Connect to a ground plane on the printed circuit board for thermal conduction and electrical connection for ground return.

3. Absolute Maximum Ratings

If you stress values above than what is listed in the following table, it can cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability. $T_A = 25\text{ }^{\circ}\text{C}$

Table 3-1. Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Unit
DC Supply (V_{CC} , V_{DD})	V_{CC} , V_{DD}	-0.4	4.0	V
Battery Supply (V_{BAT}) (Le9541C, Le9541D Non-Ringing)	V_{BAT}	-110	GND	V
Battery Supply (V_{BAT}) (Le9541D Ringing)	V_{BAT}	$-155 + V_{CC}$	GND	V
Logic Input Voltage		-0.4	$V_{DD} + 0.5$	V
Logic Output Voltage		-0.4	$V_{DD} + 0.5$	V
Operating Temperature Range		-40	125	$^{\circ}\text{C}$
Storage Temperature Range		-40	150	$^{\circ}\text{C}$
Relative Humidity Range		5.0	95	%
PT or PR Fault Voltage (DC)	V_{PT} , V_{PR}	$V_{BAT} - 5$	3.0	V
PT or PR Fault Voltage (10 x 1000 μs)	V_{PT} , V_{PR}	$V_{BAT} - 15$	15	V
ESD Immunity (Human Body Model)			JESD22 Class 1C compliant	

3.1 Thermal Resistance

The thermal performance of a thermally enhanced package is assured through optimized printed circuit board layout. Specified performance requires that the exposed thermal pad be soldered to an equally sized exposed copper surface, which, in turn, conducts heat through multiple vias to a large internal copper plane. Thermal performance depends on number of PCB layers and the size of copper area. Continuous operation above 145 $^{\circ}\text{C}$ junction temperature may degrade device reliability.

The typical thermal protection shutdown (TjC) temperature is 190 $^{\circ}\text{C}$, with minimum at 175 $^{\circ}\text{C}$.

3.2 Package Assembly

Green package devices are assembled with enhanced environmental compatible lead-free, halogen-free, and antimony-free materials. The leads possess a matte-tin plating which is compatible with conventional board assembly processes or newer lead-free board assembly processes. The peak soldering temperature should not exceed 245 $^{\circ}\text{C}$ during printed circuit board assembly.

See *IPC/JEDEC J-Std-020B* Table 5-2 for the recommended solder reflow temperature profile.

4. Operating Ranges

4.1 Environmental Ranges

Microchip guarantees the performance of this device over commercial (0 °C to 70 °C) and industrial (–40 °C to 85 °C) temperature ranges by conducting electrical characterization over each range and by conducting a production test with single insertion coupled to periodic sampling. These characterization and test procedures comply with section 4.6.2 of *Bellcore GR-357-CORE Component Reliability Assurance Requirements for Telecommunications Equipment*.

Table 4-1. Environmental Ranges

Parameter	Value
Ambient Temperature	–40 °C < T _A < 85 °C
Ambient Relative Humidity	5 to 95%

4.2 Electrical Ranges

The following table shows the electrical specifications of Le9541 device.

Table 4-2. Electrical Ranges

Parameter	Min.	Typ.	Max.	Unit
3.3 V DC Supplies (V _{CC} , V _{DD})	3.13	3.3	3.47	V
Office Battery Supply (V _{BAT}) (Le9541C)	–100 ¹	—	–12	V
Office Battery Supply (V _{BAT}) (Le9541D)	–100 ¹	—	–12	V
Office Battery Supply (V _{BAT}) (Le9541D) (during ringing only)	–145 ¹	—	–12	V

Note: 1. Full tracking supply is expected during off hook and ringing operations. These maximum values may be the maximum on hook voltage or the peak voltage during ringing.

5. Electrical Characteristics

5.1 Supply Currents

On-hook, no loop current. Test switch is off. $V_{DD} = V_{CC} = 3.3$ V.

Table 5-1. Supply Current Specifications

Parameter	Min.	Typ.	Max.	Unit
Scan state, $V_{BAT} = -60$ V:				
I_{VCC}	—	3.63	4.63	mA
I_{VBAT}	—	0.19	0.22	mA
Active state, Forward and Reverse, $V_{BAT} = -60$ V:				
I_{VCC}	—	4.70	5.68	mA
I_{VBAT}	—	1.24	1.36	mA
Active state, Forward ICV state, $V_{BAT} = -60$ V:				
I_{VCC}	—	4.83	5.86	mA
I_{VBAT}	—	1.33	1.47	mA
Active state, Forward and Reverse, $V_{BAT} = -21$ V:				
I_{VCC}	—	4.69	5.68	mA
I_{VBAT}	—	1.22	1.33	mA
Disconnect state, $V_{BAT} = -60$ V				
I_{VCC}	—	2.99	3.98	mA
I_{VBAT}	—	0.02	0.04	mA
Tip Open state, $V_{BAT} = -60$ V				
I_{VCC}	—	3.32	4.28	mA
I_{VBAT}	—	0.17	0.20	mA
Wink state, $V_{BAT} = -60$ V				
I_{VCC}	—	4.8	5.8	mA
I_{VBAT}	—	1.3	1.4	mA
Ring state, no load, $V_{BAT} = -100$ V (Le9541C)				
I_{VCC}	—	4.7	5.6	mA
I_{VBAT}	—	2.0	2.4	mA
Ring state, no load, $V_{BAT} = -145$ V (Le9541D)				
I_{VCC}	—	4.7	5.6	mA
I_{VBAT}	—	2.1	2.5	mA
All operation states, I_{VDD}	—	1.9	2.2	mA

5.2 Power Dissipation

The following table shows the power dissipation details of the Le9541 device. On-hook with no loop current. $V_{DD} = V_{CC} = 3.3\text{ V}$ and the test switch is off.

Table 5-2. Power Dissipation Details

Parameter	Min.	Typ.	Max.	Unit
Scan state, $V_{BAT} = -60\text{ V}$	—	30	36	mW
Active state, Forward/Reverse, $V_{BAT} = -60\text{ V}$	—	96	107	mW
Active state, Forward ICV $V_{BAT} = -60\text{ V}$	—	102	115	mW
Active state, Forward/Reverse, $V_{BAT} = -21\text{ V}$	—	47	54	mW
Disconnect state, $V_{BAT} = -60\text{ V}$	—	17	23	mW
Tip Open state, $V_{BAT} = -60\text{ V}$	—	27	—	mW
Wink state, $V_{BAT} = -60\text{ V}$	—	100	—	mW
Ring state, no load, $V_{BAT} = -100\text{ V}$ (Le9541C)	—	221	266	mW
Ring state, no load, $V_{BAT} = -145\text{ V}$ (Le9541D)	—	326	388	mW

5.3 Line Characteristics

Figure 7-1 shows the test condition, unless otherwise specified.

Typical values are characteristic of the device and are the result of engineering evaluations. Typical values are for information purposes only and are not a part of the testing requirements. Minimum and maximum values apply across the operating temperature range and the entire battery range unless otherwise specified. Typical is defined as $T_A = 25^\circ\text{C}$, $V_{DD} = V_{CC} = 3.3\text{ V}$, $V_{BAT} = -60\text{ V}$ for scan and disconnect state, -30 V for active states, $-100\text{ V}/-145\text{ V}$ for ringing state (for Le9541C/D). Test Switch is off.

Table 5-3. Two-Wire Port Details

Parameter	Min.	Typ.	Max.	Unit
Tip or Ring Drive Current = DC + Longitudinal + Signal Currents, Active states ¹	105	—	—	mApk
Tip or Ring Drive Current = Ringing + Longitudinal, Ring state ¹	65	—	—	
Signal Current, Active states ¹	10	—	—	mArms
Longitudinal Current Capability per Wire (Longitudinal current is independent of DC loop current.) ¹	8.5	15	—	
Ringing Current (Tip-Ring Ringing Load $1386\ \Omega + 40\ \mu\text{F}$) ¹	29	—	—	
DC Loop Current Limit, Active States (Tip-Ring DC Load $300\ \Omega$):				
ILL	22.5	23.5	24.5	mA
ILH	38	40	42	mA
DC Loop Current Limit, Scan State (Tip-Ring DC Load $300\ \Omega$)	—	30	—	mA
DC Loop Current Limit, Tip Open State ($300\ \Omega$ Ring to ground)	—	30	—	mA
DC Feed Resistance (at PT-PR, Active states, non-current limit)	—	40	—	Ω
Open Loop Overhead Voltages:				
Scan state: $(V_{TIP} - V_{RING}) - V_{BAT}$	2.0	3.6	4.5	V

.....continued				
Parameter	Min.	Typ.	Max.	Unit
Active state: $ (\text{VTIP} - \text{VRING}) - \text{VBAT}$	5.75	7.4	8.5	V
Wink state: $ \text{VTIP} , \text{VRING} $		0.7	1.0	V
Ring state: $ \text{VTIP} , \text{VRING} - \text{VBAT}$	—	3.0	—	V
Open Loop Voltage:				
Active Forward ICV state: PT	–23.0	–21.6	–20.0	V
Loop Closure Detection Threshold:				
Active/Scan states (LCL)	10	11	12	mA
Active/Scan states (LCH)	14	15	16	mA
Tip Open state (LCL)	8.5	11	12.5	mA
Tip Open state (LCH)	12.5	15	16.5	mA
Loop Closure Detection Threshold Hysteresis ² :				
Active/Scan/Tip Open states	—	2.2	—	mA
Longitudinal to Metallic Balance at Tip/Ring: Test Method: Q552 (11/96) Section 2.1.2 and IEEE [®] 455:				
200 Hz to 3.4 kHz ³	52	—	—	dB
Metallic to Longitudinal (HARM) Balance ⁴ :				
100 Hz to 4000 Hz	40	—	—	dB
PSRR 500 Hz to 3000 Hz (Active Forward/Reverse) ¹ :				
V_{BAT}	45	—	—	dB
V_{CC}	25	30	—	dB
V_{DD}	25	30	—	dB
Note: 1: This parameter is not tested in production. It is guaranteed by design and device characterization. 2: See Loop Closure and Ring Trip Detection Thresholds with Hysteresis 3: Tested at 1 kHz. 4: Tested with DC signals.				

Table 5-4. Analog Pin Characteristics

Parameter	Min.	Typ.	Max.	Unit
TXI				
Input Impedance	—	100	—	kΩ
VTX and VITR				
Output Offset (VTX)	–10	0	10	mV
Output Offset (VITR)	—	—	100	mV
Output Drive Current (VTX) (sinking or sourcing)	300	—	—	μA
Output Drive Current (VITR) (sinking or sourcing)	10	—	—	μA
Output Voltage Swing:				

.....continued

Parameter	Min.	Typ.	Max.	Unit
• Maximum (VTX, VITR)	0	—	V _{CC}	V
• Minimum (VTX)	0.25	—	V _{CC} – 0.5	V
• Minimum (VITR)	0.35	—	V _{CC} – 0.4	V
Output Short-circuit Current (sinking or sourcing)	—	—	50	mA
Output Load Resistance ¹	10	—	—	kΩ
Output Load Capacitance ¹	—	20	—	pF
RN and RCVP (Active States):				
Input Voltage (V _{cc} = 3.3 V)				
• RCVP	0	— ²	V _{CC} – 0.3	V
• RN	0	V _{REF}	V _{CC} – 0.3	V
Input Bias Current				
• RCVP (sinking)	—	0.12	—	μA
• RN (sinking ³ or sourcing ⁵)	—	0 ⁴	35	μA
Differential PT/PR Current Sense (RTFLT) ³ :				
Gain (PT/PR to RTFLT)	—	30	—	V/A
Total Harmonic Distortion (200 Hz—4 kHz) ¹ :				
Off-hook	—	—	0.3	%
On-hook	—	—	1.0	%
Transmit Gain (f = 1004 Hz, 1020 Hz) ⁶				
PT/PR Current to VITR	–211	–205	–199	V/A
Receive Gain, f = 1004 Hz, 1020 Hz Open Loop				
RCVP to PT/PR	7.76	8.00	8.24	V/V
RN to PT/PR	3.34	3.44	3.54	V/V
Gain vs. Frequency (transmit and receive), 600 Ω Termination, 1004 Hz, 1020 Hz Reference ¹ :				
200 Hz to 300 Hz	–0.3	0	0.05	dB
300 Hz to 3.4 kHz	–0.05	0	0.05	
3.4 kHz to 20 kHz	–3.0	0	0.05	
20 kHz to 266 kHz	—	—	2.0	
Gain vs. Level, 600 Ω Termination, Transmit +3 dBm, Receive 0 dBm Reference ¹ :				
–55 dB to 3.0 dB	–0.05	0	0.05	dB
Idle-channel Noise (Tip/Ring), 600 Ω Termination:				
C-Message	—	8	13	dBrnC
Psophometric ¹	—	–82	–77	dBrnp

.....continued				
Parameter	Min.	Typ.	Max.	Unit
3 kHz Flat ¹	—	—	20	dBrn
Note: 1: This parameter is not tested in production. It is guaranteed by design and device characterization. 2: The RCVP input is floating. However, referencing it to VREF is recommended since RN is internally referenced to VREF. 3: RN = 0 V 4: RN = VREF 5: RN = VCC-0.3 V 6: VITR transconductance depends on the resistor from ITR to VTX. This gain assumes an ideal 6.49 kΩ, (the recommended value). Positive current is defined as the differential current flowing from PT to PR.				

Table 5-5. Ringing Parameters

Parameter	Min.	Typ.	Max.	Unit
RINGP/RN (Ringing State): Input Voltage Swing	0	—	V _{CC}	V
Ring Signal Isolation: PT/PR to VITR Ringing state	—	60	—	dB
Ring Signal Isolation: RINGP to PT/PR Non-ringing state	—	80	—	dB
Ring Signal Distortion ¹ : For Le9541C V _{BAT} = -100 V, RINGP/RN = 0.6 Vpp, Open Loop or 5 REN (1386 Ω + 40 μF) with DC loop 0 to 100 Ω	—	3	—	%
For Le9541D V _{BAT} = -145 V, RINGP/RN = 0.9 Vpp, Open Loop or 5 REN (1386 Ω + 40 μF) with DC loop 0 to 100 Ω	—	3	—	%
Differential Gain RINGP/RN to PT/PR For Le9541C V _{BAT} = -100 V, RINGP/RN = 0.6 Vpp, Open Loop	124	130	136	V/V
For Le9541D V _{BAT} = -145 V, RINGP/RN = 0.9 Vpp, Open Loop	124	130	136	V/V
Note: 1: This parameter is not tested in production. It is guaranteed by design and device characterization.				

Table 5-6. Ring Trip Parameters

Parameter	Min.	Typ.	Max.	Unit
Ring Trip (RTL)	50.5	52.5	54.5	mA
Ring Trip (RTH)	59.5	62.0	64.5	mA
Trip Time (f = 20 Hz) ¹	—	—	100	ms
Hysteresis (Relative to RTL or RTH) ^{1, 2}	—	1/3	—	
Note: 1: This parameter is not tested in production. It is guaranteed by design and device characterization. 2: See “ Loop Closure and Ring Trip Detection Thresholds with Hysteresis ”.				

Table 5-7. Test Switch Details

Item	Condition	Min.	Typ.	Max.	Unit.
Test Switch	ON-Resistance, (V(25 mA) – V(20 mA))/5 mA	10	19	30	Ω
	On-Voltage drop at ±20 mA ¹	–3	—	3	V
	Off-state Leakage Current (sinking or sourcing)	—	—	5	μA
Note: 1: Additional 10% variations to the minimum and maximum limits at –40 °C.					

5.4 Serial Interface Characteristics

The following table shows the electrical characteristics of the serial interface.

Table 5-8. Serial Interface Electrical Characteristics

Parameter	Symbol	Min.	Typ.	Max.	Unit
Input Voltages (DIN, CLK, EN)					
Low Level	V _{IL}			0.8	V
High Level	V _{IH}	2.0	—	VDD	V
Input Current (DIN, CLK, EN)					
Low Level (ground) (sourcing)	I _{IL}			60	μA
High Level (VDD) (sinking)	I _{IH}			1	μA
Output Voltages (DOUT)					
Low Level	V _{OL}			0.55	V
High Level	V _{OH}	2.0		2.6 ¹	V
Rising/Falling Time (DOUT) (20% to 80%) with 20 pF load	T _R , T _F			100 ²	ns
RESET High Current (at 2.5 V) (sinking)	I _{IH}			40	μA
Note: 1: Depending on the characteristic of the input that DOUT will be driving an external pull down resistor may be required to keep DOUT below the specified voltage for speedy operation. 2: This parameter is not tested in production. It is guaranteed by design and device characterization.					


Figure 5-1 shows the serial interface timing characteristics as listed in the following table.

Table 5-9. Serial Interface Timing Characteristics

Symbol	Description	Min.	Typ.	Max.	Unit
1	CLK Period	1			μs
2	CLK falling to ENable going high	0			ns
3	ENable going high to CLK rising	300			ns
4	CLK falling to ENable going low	0			ns
5	ENable going low to CLK rising	170			ns
6	Data ready	200			ns
7	Data hold	200			ns
8	Enable rising to DOUT0 data available			420	ns
9	CLK rising to DOUT1+ data available			350	ns
10	CLK, EN rising time (20% to 80%)			25	ns
11	CLK, EN falling time (20% to 80%)			25	ns

Note: The parameters in the above table are not tested in production. They are guaranteed by design and device characterization.

Figure 5-1. Serial Interface Timing Diagram



6. Serial Interface Operations and Definitions

The serial interface has a 10-bit serial shift register and a 10-bit parallel data latch register that controls the SLIC operations. [Figure 6-1](#) shows the logic diagram. The detailed definitions are shown in [Table 6-1](#) and [Table 6-2](#). Of the 10 control input bits, d3/d4/d5/d7/d9 can be 0 or 1, although 11100 are recommended. Of the 10 status output bits, b5/d6/d7/d8/d9 should be ignored, although 11111 are expected.

6.1 Serial Interface Operations

The operation of the serial interface can be described in the following four modes, RESET High Enable No Transition, RESET High Enable Going High, RESET High Enable Going Low and RESET Low.

6.1.1 RESET High Enable No Transition

When RESET is high and there is no recent low-to-high transition on Enable, the content in the shift register is continuously moving from DIN to DOUT by CLK. DOUT is continuously repeating DIN delayed by 10 CLK cycles.

Regardless of the CLK status, device state changes are not loaded with the Enable state held static. Data already loaded to the shift register may be reloaded without disrupting the SLIC channel line state.

6.1.2 RESET High Enable Going High

When RESET is high, a low-to-high transition on Enable loads the parallel status bits into the shift register, overwriting the previous 10 bit content in the shift register. The first LSB of the 10-bit device status word will immediately appear on the DOUT pin. Subsequent clock edges will continue to shift the status word out until all 10 bits have been presented, at which time the DOUT will return to repeat DIN delayed by 10 CLK cycles.

The second rising edge of CLK after Enable goes high CLK will clock in (new) data from DIN.

6.1.3 RESET High Enable Going Low

When RESET is high a high-to-low transition on Enable latches control bits from the serial shift register (with the content at that instant) into the SLIC parallel control register and immediately take effect.

New control data transactions are only triggered by such a transition on the Enable pin.

6.1.4 RESET Low

When RESET is low it over-writes the content in the SLIC parallel control register and set the control register to "00000 00000". The SLIC is put into a default mode of active forward with ILL current limit and the test switch off. When RESET is low the operation of Enable is frozen such that the contents in the serial shift register will not be loaded into the SLIC parallel control registers and the status bits will not be loaded into the serial shift register. Asserting RESET does not clear the contents of the shift register. The content in the serial shift register will move from DIN to DOUT by CLK when RESET is low and Enable is low. If Enable is high during the period when RESET is low the content in the shift register will not move from DIN to DOUT by CLK. The content in the shift register will not change.

The RESET function is not included in the following figure.

6.2.4 Thermal ShutDown (TSD)

0: Thermal shutdown

1: No thermal shutdown

6.2.5 Loop Closure with Low Detection Threshold (LCL)

0: DC loop current is greater than LCL threshold¹

1: DC loop current is smaller than LCL threshold¹

6.2.6 Loop Closure with High Detection Threshold (LCH)

0: DC loop current is greater than LCH threshold¹

1: DC loop current is smaller than LCH threshold¹

6.2.7 Ring Trip with Low Detection Threshold (RTL)

0: Rectified and filtered loop current is greater than RTL threshold¹

1: Rectified and filtered loop current is smaller than RTL threshold¹

6.2.8 Ring Trip with High Detection Threshold (RTH)

0: Rectified and filtered loop current is greater than RTH threshold¹

1: Rectified and filtered loop current is smaller than RTH threshold¹

Note: See [8.2 Loop Closure and Ring Trip Detection Thresholds with Hysteresis](#) for additional details.

7. Test Circuit

The following figures show the test circuit diagrams of Le9541 device.

Figure 7-1. Le9541 Basic Test Circuit Diagram




Figure 7-2. Metallic PSRR




Figure 7-3. Longitudinal PSRR




Figure 7-4. Longitudinal Balance





Figure 7-5. AC Gains



8. Applications

8.1 In-rush Control

In the Active or Scan states there will be a transient response of the current-limit circuit upon an on- to off-hook transition as described in the following table.

Table 8-1. Typical Active or Scan state On-Hook to Off-Hook Tip/Ring Current-Limit Transient Response


Parameter	Value	Unit
DC Loop Current: $R_{LOOP} = 100 \Omega$, On- to Off-hook Transition time < 5 ms	ILIM + 60	mA
DC Loop Current: $R_{LOOP} = 100 \Omega$, On- to Off-hook Transition time < 50 ms	ILIM + 20	mA
DC Loop Current: $R_{LOOP} = 100 \Omega$, On- to Off-hook Transition time < 300 ms	ILIM	mA

8.2 Loop Closure and Ring Trip Detection Thresholds with Hysteresis

Both loop closure and ring trip detections have a programmable threshold and hysteresis. The detection threshold is the point where the current is large enough for loop closure or ring trip to be detected. Once loop closure or ring trip is detected lowering the current will not immediately clear the detection until the current is below the programmed threshold minus the hysteresis.

For loop closure detection the “current” is the rectified loop current. For ring trip detection the “current” is the rectified and filtered loop current. The following figure shows the characteristic graphically.

Figure 8-1. Detection Threshold with Hysteresis




All detectors are active regardless of the operational state.

8.3 Design Examples

The following circuit shows the SLIC interface to the Broadcom BCM3383/85. This circuit has a natural 703 Ω AC termination impedance. The Broadcom IC has programmable registers to modify the external 703 Ω termination to any other real or complex terminations, as well as to set transmit and receive gains, and other AC parameters, such as parameters for 7 kHz wide-band applications. The Broadcom IC also drives ringing inputs, sets SLIC operation states, and monitors line status. The voltage of the battery supply to the SLIC VBAT is expected to be properly set and may vary depending upon SLIC operational states. The ringing maybe driven by the same voice outputs. The details of the protection are not shown. A complete reference design is available from Broadcom.

Contact the Microchip account representative for assistance with other applications.

Figure 8-2. Reference Schematic Interfacing Broadcom Codec



8.4 Application Circuit Parts List

The following parts list is for the Microchip Le9541 SLIC device and Broadcom BCM3383/85 fully programmable codec.

Table 8-2. Application Circuit Parts List

Item	Type	Value	Tolerance	Rating	Comments
Protection					Consult Microchip for a recommendation.
CVCC	Capacitor	0.1 μ F	20%	10 V	Ceramic bypass capacitor.
CVBAT	Capacitor	0.1 μ F	20%	200 V	Ceramic bypass capacitor.
L		600 Ω , Murata® BLM11A601SPB	—	—	Ferrite Bead for filtering.
RREF	Resistor	49.9 k Ω	1%	1/16 W	Sets internal reference current
Le9541	SLIC	—	—	—	Single-channel SLIC device.
RPT	Resistor	50 Ω ¹	20% absolute and 1% mismatch	Fusible or PTC	Protection resistor.
RPR	Resistor	50 Ω ¹		Fusible or PTC	Protection resistor.
CRTF	Capacitor	0.1 μ F	20%	10 V	Ring trip filter capacitor.
CF	Capacitor	0.1 μ F	20%	100 V	DC feed filter capacitor.
RGX	Resistor	6.49 k Ω	1%	1/16 W	Sets trans-impedance.
CTX	Capacitor	0.47 μ F	20%	10 V	AC/DC separation.
CVITR	Capacitor	0.1 μ F	20%	10 V	DC blocking capacitor
RVITR	Resistor	54.9 k Ω	1%	1/16 W	AC interface.
RCIP	Resistor	44.2 k Ω	1%	1/16 W	AC interface.
RRCVP	Resistor	84.5 k Ω	1%	1/16 W	AC interface.
CRCVP	Capacitor	220 pF	20%	10 V	AC interface.
CVTXP	Capacitor	0.1 μ F	20%	10 V	AC interface.
CPT	Capacitor	3.3 nF ²	20%	200 V	EMC
CPR	Capacitor	3.3 nF ²	20%	200 V	EMC

Notes:


1. Minimum 40 Ω required for loop stability.
2. Consult Microchip for further enhanced performance.


9. Physical Dimensions

40-Lead Very Thin Plastic Quad Flat, No Lead Package (M7C) - 6x6x1 mm Body [VQFN] With 4.4 mm Exposed Pad; Microsemi Legacy Package

Note: For the most current package drawings, see the Microchip Packaging Specification located at www.microchip.com/packaging.

Figure 9-1. 40-Pin QFN Package Diagram





Units		Millimeters		
Dimension Limits		MIN	NOM	MAX
Number of Terminals	N	40		
Pitch	e	0.50 BSC		
Overall Height	A	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.20 REF		
Overall Length	D	6.00 BSC		
Exposed Pad Length	D2	4.30	4.40	4.50
Overall Width	E	6.00 BSC		
Exposed Pad Width	E2	4.30	4.40	4.50
Terminal Width	b	0.15	0.20	0.25
Terminal Length	L	0.35	0.40	0.45
Terminal-to-Exposed-Pad	K	0.40 REF		

Notes:

- Pin 1 visual index feature may vary, but must be located within the hatched area.
- Package is saw singulated.
- Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

10. Ordering Information

The following section describes the ordering information of the Le9541 device.

Table 10-1. Ordering Information

Part Number	Package	Packaging Type
Le9541CUQC	40-pin QFN	Tray
Le9541DUQC	40-pin QFN	Tray
Le9541CUQCT	40-pin QFN	Tape and Reel
Le9541DUQCT	40-pin QFN	Tape and Reel

Note:

All devices are in green package. The green package is Halogen free and meets RoHS Directive 2002/95/EC of the European Council to minimize the environmental impact of electrical equipment.

11. Revision History

Revision	Date	Description
A	11/2020	- Document updated as per Microchip format. - Updated 5.1 Supply Currents of V_{BAT} and I_{VBAT} in Ring State. The typical values are increased by 0.1 mA. The maximum values are 1.2 times that of the typical values. The values for 5.2 Power Dissipation in Ring State are also updated accordingly. - Updated "Loop Closure Detection Threshold" for "Tip Open state (LCH)" in Table 5-3. The specification for the minimum value is changed from 13.5 mA to 12.5 mA.
9	05/2019	Updated Loop Closure Detection Threshold for Tip Open state (LCL) in Table 1 on page 13. The specification for the minimum value is changed from 9.5 mA to 8.5 mA.
8	12/2018	- Updated the document logo. - Updated the document number with DMS Document Code shown on page 1. - Table 2 on page 16, Gain vs. Level, updated "0dBV Referennce" to "Transmit +3dBm and Receive 0dBm Reference".
7	08/2013	- Updated descriptions regarding OPN on page 1. - Updated notes for the table "Application Circuit Parts List" on page 28.
6	11/2012	Added a note to Table 7 on page 18.
5	03/2012	- Added PRT_REF on pin 36 to be better compatible with Le9540. - Updated Figure 4 and relaxed requirements in Table 8. - Updated tables on page 11 and 12.
4	10/2011	- Updated format with Microsemi logo. - Updated Figure 2 on page 6. - Updated descriptions regarding the serial interface on pages 19, 20, and 21, including Figure 3, Figure 4, Table 8, and Table 9.
3	07/2011	- Removed 28-pin QFN package offering. - Added statements regarding supporting 7 kHz wide-band applications.
2	04/2011	- Updated pin assignments for the 28-pin package in Figure 2 on page 6. - Updated ring trip thresholds in Table 4 on page 17. - Added 40-pin package offering. - Updated descriptions to PSRR in Table 1 on page.
1	03/2011	Initial Revision

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICKit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-7168-4

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820