

No High-Voltage Bias, Low Harmonic Distortion, 32-Channel, High-Voltage Analog Switch

Features

- 32-Channel (16 2:1 MUX) High-Voltage Analog Switch
- Only +5V Bias Supply Required
- 3.3V and 5V CMOS Input Logic Level
- Asymmetric Switch Topology for Small Size
- 66 MHz Data Shift Clock Frequency
- Low-Parasitic Capacitance
- Low Harmonic Distortion
- DC to 50 MHz Analog Small-Signal Frequency
- 200 kHz to 50 MHz Large Signal Frequency
- -70 dB Typical Off Isolation at 5.0 MHz
- Excellent Noise Immunity
- Cascadable Serial Data Register with Latches
- Integrated Bleed Resistors on the SW Outputs (HV2918 only)

Applications

- Medical Ultrasound Imaging
- Non-Destructive Testing (NDT) Metal Flaw Detection
- Piezoelectric Transducer Drivers
- Inkjet Printer Head
- · Optical MEMS Modules

General Description


The HV2818/HV2918 devices are low harmonic distortion, low charge injection, 16 2:1 multiplexer/demultiplexer, high-voltage analog switches without high-voltage bias supplies. They are intended for use in applications requiring high-voltage switching controlled by low-voltage control signals, such as medical ultrasound imaging, driving piezoelectric transducers and printers.

The HV2818/HV2918 are pin-to-pin compatible to high-voltage bias HV2801/HV2901, except for bias voltage pins. The HV2818/HV2918 are available in a 64-pin, 9x9 mm QFN package. The devices have asymmetric topology to implement a small size in low voltage bias high-voltage switches while keeping performance such as peak current. The SW pin can pass high-voltage pulsed signals when the switch is ON. During the OFF state, high-voltage must not be applied to the SW pin due to its asymmetric topology. In medical ultrasound systems, the Y pin must be connected to the analog front end (AFE) and the SW pin must be connected to a single piezoelectric transducer element to avoid high voltage in the SW pin during the switch OFF state.


HV2818 and HV2918 are identical, except for the bleed resistors at the SW pins. HV2818 does not have the bleed resistors at the SW pins like HV2801. HV2918 has the bleed resistors at the SW pins like HV2901. The bleed resistors eliminate possible voltage build-up on capacitive loads such as piezoelectric transducers. The ON/OFF state of the 32 switches is programmed individually through a digital serial interface.

The devices only need a +5V low-voltage bias supply. However, all of the analog switches can pass up to ±100V high-voltage pulsed signals. Like other low-voltage bias switches, the HV2818/HV2918 cannot pass high-voltage DC signals. They can only pass high-voltage pulsed signals up to 2.5 μ s pulse width. These devices have typical 6 Ω ON resistance and 50 MHz bandwidth for small signals.

Package Type



Functional Block Diagram



1.0 ELECTRICAL CHARACTERISTICS

Absolute Maximum Ratings †

Logic Supply Voltage (V _{LL})	-0.5V to 6.6V
Positive Supply Voltage (V _{DD})	
Logic Input Voltage (VIN)	0.5V to V _{LL} +0.3V
Analog Signal Voltage Y Pin (V _Y)	110V to +110V
Analog Signal Voltage SW Pin (V _{SW}) when the Switch is ON	110V to +110V
Analog Signal Voltage SW Pin (V _{SW}) when the Switch is OFF	-2V to +2V
Peak Analog Signal Current/Channel (I _{PK})	2.7A

† Notice: Stresses above those listed under Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operational sections of this specification is not intended. Exposure to maximum rating conditions for extended periods may affect device reliability.

Note: Devices are ESD-sensitive. Handling precautions are recommended.

RECOMMENDED OPERATING CONDITIONS

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Logic Supply Voltage	V_{LL}	3	_	5.5	V	—
Positive Supply Voltage	V _{DD}	4.5	_	6.3	V	—
Analog Signal Voltage Y Pin Peak-to-Peak	V _Y	-100	_	100	V	—
High-Level Input Voltage	V _{IH}	0.9V _{LL}	_	V _{LL}	V	—
Low-Level Input Voltage	V _{IL}	0	_	0.1V _{LL}	V	—

Note 1: Power-up sequence is V_{LL} first and then V_{DD} . Power-down sequence is the reverse of power-up.

2: V_Y and V_{SW} must be within V_{DD} and GND or floating during power-up/down transition.

3: Rise and fall times of power supplies, V_{LL} and V_{DD} must be greater than 1.0 ms.

DC ELECTRICAL CHARACTERISTICS

Unless otherwise specified, V_{DD} = +5V, V_{LL} = +5V, T_A = +25°C. **Boldface** specifications apply over the full operating temperature range.

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Small-Signal Switch	Р	—	6	9	Ω	I _{SIG} = 5 mA
On-Resistance	R _{ONS}	_	6	9	Ω	I _{SIG} = 200 mA
Small Signal Switch On-Resistance Matching	nall Signal Switch		I _{SIG} = 5 mA			
Large-Signal Switch ON-Resistance	R _{ONL}	_	5	_	Ω	V _{SIG} = 90V, R _{LOAD} = 80Ω (Note 1)
Value of Output Bleed Resistor (HV2918 only)	R _{INT}	20	35	50	kΩ	Output switch to R _{GND} I _{RINT} = 20 μΑ
Switch Off Leakage per		—	_	3	μA	V _{SIG} = +100V, 500 μs pulse, see Figure 3-1
SW Pin	ISOL	_	_	3	μA	V _{SIG} = -100V, 100 µs pulse, see Figure 3-1 (Note 1)

Note 1: Specification is obtained by characterization and is not 100% tested.

2: Design guidance only.

DC ELECTRICAL CHARACTERISTICS (CONTINUED)

Unless otherwise specified, V_{DD} = +5V, V_{LL} = +5V, T_A = +25°C. **Boldface** specifications apply over the full operating temperature range.

temperature range.		r				
Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Switch Off Rice per V Din		_	_	3	μA	V _{SIG} = +100V, 500 µs pulse, see Figure 3-2
Switch Off Bias per Y Pin		_	_	3	mA	V _{SIG} = -100V, 100 μs pulse, see Figure 3-2 (Note 1)
					HV281	8
Switch Off Bias per SW Pin	I _{SOB}	_	—	3	μA	V _{SIG} = +300 mV, -300 mV, see Figure 3-3
					HV291	8
Switch Off Bias of All SW Pins		—	_	10	μA	V _{SIG} = +300 mV, -300 mV, see Figure 3-3
DC Offset Switch Off		_	1	10		R _{LOAD} = 50 kΩ (HV2818),
DC Offset Switch On	V _{OS}	_	1	10	mV	No load (HV2918) See Figure 3-4
Quiescent V _{DD} Supply	1	_	—	10	μA	All switches OFF
Current	IDDQ	_		10	μA	All switches ON, V_{SW} = 1V
Quiescent V _{LL} Supply Current	I _{LLQ}	—	_	10	μA	All logic inputs are static
Switch Output Peak Current	I _{SW}	2	2.7	—	А	V _{SIG} duty cycle < 0.1% (Note 1)
Output Switching Frequency	f _{SW}	_	—	50	kHz	Duty cycle = 50% (Note 1)
Average V _{DD} Supply Current	I _{DD}	—	7	10	mA	All output switches are turning ON and OFF at 50 kHz with no load
Average V _{LL} Supply Current	ILL	—	1.3	2.5	mA	f _{CLK} = 5.0 MHz
Data Out Source Current	I _{SOR}	10		—	mA	$V_{OUT} = V_{LL} - 0.7V$
Data Out Sink Current	I _{SINK}	10	—	—	mA	V _{OUT} = 0.7V
Logic Input Capacitance	C _{IN}	-	8	—	pF	Note 2

Note 1: Specification is obtained by characterization and is not 100% tested.

2: Design guidance only.

AC ELECTRICAL CHARACTERISTICS

Unless otherwise specified, V_{DD} = +5V, V_{LL} = +5V, T_{AMB} = +25°C. **Boldface** specifications apply over the full operating temperature range.

Parameters	Sym,	Min.	Тур.	Max.	Units.	Conditions
Setup Time before LE Rises	t _{SD}	25	_	_	ns	Note 1
Time Width of LE	t _{WLE}	12	_	_	ns	Note 1
Clock Delay Time to Data Out	t _{DO}	_	—	13.5	ns	—
Time Width of CLR	t _{WCLR}	55	—	—	ns	Note 1
Setup Time Data to Clock	t _{SU}	1.5	—	—	ns	Note 1
Hold Time Data from Clock	t _H	1.5	—	—	ns	Note 1
Clock Frequency	f _{CLK}	_	_	66	MHz	50% duty cycle, $f_{DIN} = (1/2)f_{CLK}$, C _{DOUT} = 20 pF (Note 1)
Clock Rise and Fall Times	t _R , t _F		_	50	ns	—

Note 1: Specification is obtained by characterization and is not 100% tested.

2: Design guidance only.

AC ELECTRICAL CHARACTERISTICS (CONTINUED)

Unless otherwise specified, V_{DD} = +5V, V_{LL} = +5V, T_{AMB} = +25°C. **Boldface** specifications apply over the full operating temperature range.

operating temperature range.								
Parameters	Sym,	Min.	Тур.	Max.	Units.	Conditions		
Turn-On Time	t _{ON}	_	—	5		$V_{SIG} = 5V, R_{LOAD} = 550\Omega$		
Turn-Off Time	t _{OFF}	_	—	5	μs	See Figure 3-5		
Input Large-Signal Pulse Width	t _{PW}	_	_	2.5	μs	V _{PULSE} = 0V to ±100V Measured at 90% amplitude See Figure 3-6 (Note 1)		
Maximum V _{SIG} Slew Rate	dv/dt	_	—	20	V/ns	Note 1		
Analog Small-Signal Frequency	f _{BWS}	_	50	—	MHz	Note 1		
Off Isolation Y to SW		_	-65	-60	4D	f = 5.0 MHz, 1.0 kΩ//15 pF load See Figure 3-7 (Note 1)		
	K		-70	-65	dB	f = 5.0 MHz, 50Ω load See Figure 3-7 (Note 1)		
	K _O		-65	-60	4D	f = 5.0 MHz, 1.0 kΩ//15 pF load See Figure 3-8 (Note 1)		
Off Isolation SW to Y		_	-70	-65	dB	f = 5.0 MHz, 50Ω load See Figure 3-8 (Note 1)		
Switch Crosstalk	K _{CR}	_	-70	-60	dB	f = 5.0 MHz, 50Ω load See Figure 3-9 (Note 1)		
Off Capacitance SW to GND	<u> </u>		4	_	~F	V _{SIG} = 50 mV at 1 MHz, no load		
Off Capacitance Y to GND	C _{SG(OFF)}	_	21	—	pF	both SW OFF (Note 1)		
On Capacitance SW to GND		_	22	_		V _{SIG} = 50 mV at 1 MHz, no load		
On Capacitance Y to GND	C _{SG(ON)}		22	—	pF	one SW ON, one SW OFF (Note 1)		
	+V _{SPK}	_		40		$R_{LOAD} = 50\Omega$		
Output Voltage Spike at SW	-V _{SPK}	-10	_	_	mV	See Figure 3-10 (Note 1)		
	+V _{SPK}	_	_	40		R _{LOAD} = 50Ω		
Output Voltage Spike at Y	-V _{SPK}	-10	_	—	mV	See Figure 3-10 (Note 1)		
Charge Injection at SW	QC	_	50		рС	See Figure 3-11 (Note 1)		
Charge Injection at Y		_	100	—	рС	See Figure 3-11 (Note 1)		
Second Harmonic Distortion	HD2	_	-65	_	dBc	V _{SIG} = 1.5 V _{PP} at 5 MHz, 50Ω load (Note 1)		
	ΠυΖ		-63		dBc	V _{SIG} = 1.5 V _{PP} at 5 MHz, 1 kΩ//15 pF load (Note 1)		

Note 1: Specification is obtained by characterization and is not 100% tested.

2: Design guidance only.

TEMPERATURE SPECIFICATIONS

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions
Temperature Range						
Operating Temperature Range	Τ _Α	0	—	+70	°C	—
Storage Temperature Range	Τ _S	-65	_	+150	°C	—
Maximum Junction Temperature	TJ			+125	°C	—
Package Thermal Resistance	•		•			
Thermal Resistance, 64-Lead QFN	θ_{JA}	—	21	—	°C/W	—

TABLE 1-1: TRUTH TABLE

D0	D1		D15	D16		D31	Din	LE	CLR	SW0	SW1		SW1 5	SW1 6		SW3 1
L			_	—			Х	L	L	OFF						—
Н				_			Х	L	L	ON	_					_
—	L		_	—			Х	L	L	_	OFF		_	_		—
—	Н			—			Х	L	L	_	ON		_			—
_				_			Х	L	L	_	_					_
_	_		_	—		_	Х	L	L	-	-		_	_		_
_			L	_			Х	L	L	_	_		OFF			_
_	_		Н	—		_	Х	L	L	-	-		ON	_		_
_	_		_	L		_	Х	L	L	-	-		_	OFF		_
_	_		_	Н			Х	L	L	_	_		_	ON		_
_	_		_	_			Х	L	L	_	_		_	_		_
_				_		_	Х	L	L	_	_		_	_		_
_	_		_	_		L	Х	L	L	_						OFF
_	_		_	_		Н	Х	L	L	_						ON
Х	Х	Х	Х	Х	Х	Х	Х	Н	L		Н	IOLD PI	REVIOU	IS STAT	E	
Х	Х	Х	Х													

Note 1: The 32 switches operate independently.

2: Serial data are clocked in on the L to H transition of the CLK.

3: All 32 switches go to a state retaining their latched condition at the rising edge of LE. When LE is low the shift registers data flow through the latch.

4: D_{OUT} is high when data in register 31 are high.

5: Shift register clocking has no effect on the switch states if $\overline{\text{LE}}$ is high.

6: The CLR (clear) input overrides all the inputs.

1.1 Typical Timing Diagram

Figure 1-1 shows the timing of the AC characteristic parameters graphically.




FIGURE 1-1: Logic Input Timing Diagram.

2.0 PIN DESCRIPTIONS

This section details the pin descriptions for the 64-Lead QFN package (Figure 2-1). The descriptions of the pins are listed in Table 2-1.




FIGURE 2-1:

64-Lead QFN Package – Top View.

TABLE 2-1: PIN FUNCTION TABLE

Pin Number	Symbol		Description
Pill Nulliber	HV2818	HV2918	- Description
1	SW30	SW30	Analog Switch 30 SW Terminal; Connect to a Piezoelectric Element
2	Y3031	Y3031	Common Y Terminal of Analog Switch 30 and 31
3	SW31	SW31	Analog Switch 31 SW Terminal; Connect to a Piezoelectric Element
4	NC	NC	No Connection; Keep Floating
5	CLR	CLR	Latch Clear Logic Input
6	NC	NC	No Connection
7	LE	LE	Latch Enable Logic Input; Low Active
8	CLK	CLK	Clock Logic Input for Shift Register
9	V _{LL}	V _{LL}	Logic Supply Voltage
10	D _{IN}	D _{IN}	Data in Logic Input
11	DGND	DGND	Digital Ground for Logic Circuitry

© 2020-2021 Microchip Technology Inc.

TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)


Dia March	Syn	nbol	
Pin Number	HV2818	HV2918	- Description
12	D _{OUT}	D _{OUT}	Data Out Logic Output
13	NC	NC	No Connection; Keep Floating
14	SW0	SW0	Analog Switch 0 SW Terminal; Connect to a Piezoelectric Element
15	Y01	Y01	Common Y Terminal of Analog Switch 0 and 1
16	SW1	SW1	Analog Switch 1 SW Terminal; Connect to a Piezoelectric Element
17	SW2	SW2	Analog Switch 2 SW Terminal; Connect to a Piezoelectric Element
18	Y23	Y23	Common Y Terminal of Analog Switch 2 and 3
19	SW3	SW3	Analog Switch 3 SW Terminal; Connect to a Piezoelectric Element
20	SW4	SW4	Analog Switch 4 SW Terminal; Connect to a Piezoelectric Element
21	Y45	Y45	Common Y Terminal of Analog Switch 4 and 5
22	SW5	SW5	Analog Switch 5 SW Terminal; Connect to a Piezoelectric Element
23	SW6	SW6	Analog Switch 6 SW Terminal; Connect to a Piezoelectric Element
24	Y67	Y67	Common Y Terminal of Analog Switch 6 and 7
25	SW7	SW7	Analog Switch 7 SW Terminal; Connect to a Piezoelectric Element
26	SW8	SW8	Analog Switch 8 SW Terminal; Connect to a Piezoelectric Element
27	Y89	Y89	Common Y Terminal of Analog Switch 8 and 9
28	SW9	SW9	Analog Switch 9 SW Terminal; Connect to a Piezoelectric Element
29	SW10	SW10	Analog Switch 10 SW Terminal; Connect to a Piezoelectric Element
30	Y1011	Y1011	Common Y Terminal of Analog Switch 10 and 11
31	SW11	SW11	Analog Switch 11 SW Terminal; Connect to a Piezoelectric Element
32	SW12	SW12	Analog Switch 12 SW Terminal; Connect to a Piezoelectric Element
33	Y1213	Y1213	Common Y Terminal of Analog Switch 12 and 13
34	SW13	SW13	Analog Switch 13 SW Terminal; Connect to a Piezoelectric Element
35	V _{DD}	V _{DD}	Positive Supply Voltage
36	NC	RGND	No Connection/Ground for Bleed Resistor
37	GND	GND	Ground
38	SW14	SW14	Analog Switch 14 SW Terminal; Connect to a Piezoelectric Element
39	Y1415	Y1415	Common Y Terminal of Analog Switch 14 and 15
40	SW15	SW15	Analog Switch 15 SW Terminal; Connect to a Piezoelectric Element
41	SW16	SW16	Analog Switch 16 SW Terminal; Connect to a Piezoelectric Element
42	Y1617	Y1617	Common Y Terminal of Analog Switch 16 and 17
43	SW17	SW17	Analog Switch 17 SW Terminal; Connect to a Piezoelectric Element
44	GND	GND	Ground
45	NC	RGND	No Connection/Ground for Bleed Resistor
46	V _{DD}	V _{DD}	Positive Supply Voltage
47	SW18	SW18	Analog Switch 18 SW Terminal; Connect to a Piezoelectric Element
48	Y1819	Y1819	Common Y Terminal of Analog Switch 18 and 19
49	SW19	SW19	Analog Switch 19 SW Terminal; Connect to a Piezoelectric Element
50	SW20	SW20	Analog Switch 20 SW Terminal; Connect to a Piezoelectric Element
51	Y2021	Y2021	Common Y Terminal of Analog Switch 20 and 21
52	SW21	SW21	Analog Switch 21 SW Terminal; Connect to a Piezoelectric Element
53	SW22	SW22	Analog Switch 22 SW Terminal; Connect to a Piezoelectric Element
54	Y2223	Y2223	Common Y Terminal of Analog Switch 22 and 23


Pin Number	Symbol		Description
Fill Nulliber	HV2818	HV2918	Description
55	SW23	SW23	Analog Switch 23 SW Terminal; Connect to a Piezoelectric Element
56	SW24	SW24	Analog Switch 24 SW Terminal; Connect to a Piezoelectric Element
57	Y2425	Y2425	Common Y Terminal of Analog Switch 24 and 25
58	SW25	SW25	Analog Switch 25 SW Terminal; Connect to a Piezoelectric Element
59	SW26	SW26	Analog Switch 26 SW Terminal; Connect to a Piezoelectric Element
60	Y2627	Y2627	Common Y Terminal of Analog Switch 26 and 27
61	SW27	SW27	Analog Switch 27 SW Terminal; Connect to a Piezoelectric Element
62	SW28	SW28	Analog Switch 28 SW Terminal; Connect to a Piezoelectric Element
63	Y2829	Y2829	Common Y Terminal of Analog Switch 28 and 29
64	SW29	SW29	Analog Switch 29 SW Terminal; Connect to a Piezoelectric Element
	EP	•	The Central Thermal Pad on the Bottom of the Package Must be Connected to GND Externally


TABLE 2-1: PIN FUNCTION TABLE (CONTINUED)


3.0 TEST CIRCUIT EXAMPLES

This section details a few examples of test circuits:










Switch-Off Bias Y.






FIGURE 3-4:

Switch DC Offset.





FIGURE 3-5: T_{OI}

T_{ON}/T_{OFF} Test Circuit.






FIGURE 3-7: Off Isolation Y to SW.






FIGURE 3-8:

Off Isolation SW to Y.







Output Voltage Spike.





FIGURE 3-11: Charge Injection.

4.0 TYPICAL PERFORMANCE CURVES

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.

Note: Unless otherwise indicated: $V_{DD} = +5V$, $V_{LL} = +5V$, $T_A = +25^{\circ}C$.



5.0 DETAILED DESCRIPTION AND APPLICATION INFORMATION

5.1 Device Overview

The HV2818/HV2918 devices are 200V, low harmonic distortion, low charge injection, 32-channel (16 2:1 multiplexer/demultiplexer), high-voltage analog switches without high-voltage supplies. The devices require only +5V bias voltage for operation. The high-voltage analog switches are used for multiplexing a piezoelectric transducer array in a probe to multiple channel transmitter (Tx) arrays in a medical ultrasound system.

The HV2818/HV2918 are distinguished by bleed resistors that eliminate voltage build-up in capacitance loads such as piezoelectric transducers. These devices can pass $\pm 100V$ high-voltage pulsed signal without high-voltage bias supplies such as $\pm 100V$. These devices have typical 6Ω ON resistance and 50 MHz bandwidth for small signals.

Like other low voltage bias switches, the HV2818/HV2918 cannot pass high-voltage DC signals. They can only pass high-voltage pulsed signals up to 2.5 µs pulse width.

The HV2818/HV2918 have asymmetric topology to implement smaller size compared to previous low voltage bias high-voltage switches. The SW pin can pass a high-voltage pulsed signal applied to the Y pin when the switch is ON state. When the switch is OFF state, high-voltage signal must not be applied to the SW pin due to the asymmetric topology. In medical ultrasound systems, the Y pin must be connected to AFE and the SW pin must be connected to only one piezoelectric transducer element to avoid high voltage at the SW pin during switch OFF state in the system.

Figure 5-1 shows a typical medical ultrasound image system consisting of 64 channels of transmit pulsers (Tx), 64 channels of receivers (Rx and ADC) and 64 channels of T/R switches connecting to 256 elements of an ultrasound probe via the HV2XXX high-voltage analog switch array.




FIGURE 5-1:

Typical Medical Ultrasound Imaging System.

5.2 Logic Input Timing

The HV2818/HV2918 have a digital serial interface consisting of Data In (\underline{D}_{JN}), Clock (CLK), Data Out (D_{OUT}), Latch Enable (LE) and Clear (CLR) to control 32 switches independently. The digital circuits are supplied by V_{LL}. The serial clock frequency is up to 66 MHz.

The switch state configuration data, 32-bit D_{IN} , are shifted into the 32 shift registers on the rising edge (low-to-high transition) of the clock. The D_{OUT} has the same logic state of the 31st shift register data. The switch Configuration bit of SW31 is shifted in first and the Configuration bit of SW0 is shifted in last. To change all the switch ON/OFF states at the same time, the LE must remain high while the 32-bit Data In signal is shifted into the 32-bit register.

After the valid 32-bit data complete shifting into the shift registers, the high-to-low transition of the $\overline{\text{LE}}$ signal transfers the contents of the shift registers into the latches. Finally, setting the $\overline{\text{LE}}$ back to high allows all the latches to keep the current state while new data can be shifted into the shift registers without disturbing the latches.

It is recommended to change all the latch states at the same time through this method to avoid possible clock feed through noise (see Figure 5-2 for details).

When the CLR input is set high, it resets the data of all 32 latches to low. Consequently, all the high-voltage switches are set to OFF state. However, the CLR signal does not affect the contents of the shift register, so the shift register can operate independently of the CLR signal. Therefore, the shift register still retains the previous data when the CLR input is low (see Table 1-1 for details).




FIGURE 5-2: Latch Enable Timing Diagram.

5.3 Multiple Devices Connection

The digital serial interface of the HV2818/HV2918 allows multiple devices to daisy-chain architecture. In daisy-chain architecture, D_{OUT} of the first device is connected to the D_{IN} of the second device, and so forth. The last D_{OUT} of the daisy-chained HV2818/HV2918 can be either floating or fed back to an FPGA to check the previously stored shift register data. CLK, CLR and \overline{LE} of daisy-chained devices can be connected to each other to save the number of control signal from FPGA.

To control all the high-voltage analog switch states in daisy-chained N devices, Nx32 bits of data are shifted into shift registers along with Nx32 clocks, while $\overline{\text{LE}}$ remains high and CLR remains low. After all the data finish shifting in, one single negative pulse of $\overline{\text{LE}}$ transfers the data from shift registers to latches simultaneously. Consequently, all Nx32 high-voltage analog switches change states simultaneously.


5.4 Power-Up/Down Sequence

The recommended power-up sequence of the HV2818/HV2918 is V_{LL} first then V_{DD}. The power-down sequence is in reverse order of power-up. During the power-up/down period, all the analog switch inputs must be within V_{DD} and GND or floating.

5.5 Layout Considerations

The HV2818/HV2918 devices have two separate ground connections. DGND is the ground connection for digital circuitry, and GND is the ground connection for substrate and analog switches. High-transient current passes though the switches and returns through GND in the ultrasound system. The high-current path needs to be designed as short as possible to avoid ground bouncing.

It is recommended to use two separate ground planes in the PCB, connected together at the return terminal of the input power line, as shown in Figure 5-3. It is recommended that 0.1 μ F or larger ceramic decoupling capacitors, with low Equivalent Series Resistance (ESR) and appropriate voltage rating, be connected between DGND and power supplies, V_{LL} and V_{DD}. These decoupling capacitors must be placed as close as possible to the device in the PCB layout.




6.0 PACKAGING INFORMATION

6.1 Package Marking Information

64-Lead QFN (9 x 9 x 0.9 mm)






Legend:	XXX Y YY WW NNN @3 *	Product Code or Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information. Package may or may not include ate logo.

64-Lead Very Thin Plastic Quad Flat, No Lead Package (R4X) – 9x9x0.9 mm Body [VQFN] With 7.15 x 7.15 Exposed Pad [Also called QFN]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-149D [R4X] Sheet 1 of 2

64-Lead Very Thin Plastic Quad Flat, No Lead Package (R4X) – 9x9x0.9 mm Body [VQFN] With 7.15 x 7.15 Exposed Pad [Also called QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Number of Pins	N	64		
Pitch	е	0.50 BSC		
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Contact Thickness	A3	0.20 REF		
Overall Width	E	9.00 BSC		
Exposed Pad Width	E2	7.05	7.05 7.15	
Overall Length	D	9.00 BSC		
Exposed Pad Length	D2	7.05	7.15	7.25
Contact Width	b	0.18	0.25	0.30
Contact Length	L	0.30	0.40	0.50
Contact-to-Exposed Pad	K	0.20	-	-

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated


3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149D [R4X] Sheet 2 of 2

64-Lead Very Thin Plastic Quad Flat, No Lead Package (R4X) – 9x9x0.9 mm Body [VQFN] With 7.15 x 7.15 Exposed Pad [Also called QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Optional Center Pad Width	X2			7.25
Optional Center Pad Length	Y2			7.25
Contact Pad Spacing	C1		9.00	
Contact Pad Spacing	C2		9.00	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			0.95
Contact Pad to Center Pad (X64)	G1	0.40		
Spacing Between Contact Pads (X60)	G2	0.20		
Thermal Via Diameter	V		0.33	
Thermal Via Pitch	EV		1.20	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2149C [R4X]

APPENDIX A: REVISION HISTORY

Revision B (August 2021)

The following is the list of modifications:

- Updated Note 1 in table **Recommended Operating Conditions**.
- Updated parameter "Off Isolation SW to Y" in table AC Electrical Characteristics.
- Various typographical errors.

Revision A (June 2020)

• Initial release of this document.

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

ART NO.	/XX		Examples:			
	ackage Type	á	a)	HV2818/R4X:	Commercial temperature, Very Thin Plastic Quad Flat, 64-LD QFN package	
	.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		b)	HV2918/R4X:	Commercial temperature, Very Thin Plastic Quad Flat,	
evice: H	V2818: No High-Voltag Harmonic Dist High-Voltage A	ortion, 32-Channel,			64-LD QFN package	
F	High-Voltage A	ortion, 32-Channel, nalog Switch with				
mperature: N	N = 0° C to +70°C (Commercial)					
ickage Type: F	Type: R4X = Very Thin Plastic Quad Flat Pack, No Lead Package, 64-LD QFN					
	R4X = Very Thin Plastic Quad Flat Pack, No Lead					

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are
 committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
 feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
 other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUEN-TIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ensuremath{\textcircled{\sc 0}}$ 2020-2021, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-8840-8



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Netherlands - Drunen

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Italy - Milan

Italy - Padova

Tel: 972-9-744-7705

Tel: 39-0331-742611

Fax: 39-0331-466781

Tel: 39-049-7625286

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820