Automotive-Grade ProASIC^{PLUS} Flash Family FPGAs Automotive Supplement

General Description

ProASIC^{PLUS} devices offer a reprogrammable design integration solution at the automotive temperature range (–40 °C to +125 °C) through the use of nonvolatile Flash technology. ProASIC^{PLUS} devices have a fine-grain architecture, similar to ASICs, and enable engineers to design high-density systems using existing ASIC or FPGA design flows and tools. Automotive-grade ProASIC^{PLUS} devices offer up to 1 million system gates, support up to 198 kbits of two-port SRAM and 642 user I/Os and provide 50 MHz PCI performance.

The nonvolatile and reprogrammable Flash technology enables ProASIC^{PLUS} devices to be live at power-up, and no external boot PROM is required to support device programming. While on-board security mechanisms prevent any access to the programmed information, reprogramming can be performed in-system to support future design iterations and field upgrades. The ProASIC^{PLUS} device architecture mitigates the complexity of ASIC migration at higher user volume, making the automotive-grade ProASIC^{PLUS} a cost-effective solution for in-cabin telematics and automobile interconnect applications.

The ProASIC^{PLUS} family is built on an advanced Flash-based 0.22 µm LVCMOS process with four layers of metal. Standard CMOS design techniques are used to implement logic and control functions, including the PLLs and LVPECL inputs, resulting in predictable performance fully compatible with gate arrays.

The ProASIC^{PLUS} architecture provides granularity comparable to gate arrays. The device core consists of a Sea-of-Tiles™. Each tile can be configured as a flip-flop, latch, or three-input/one-output logic function by programming the appropriate Flash switches. The combination of fine granularity, flexible routing resources, and abundant Flash switches allows 100% utilization and over 95% routability for highly congested designs. Tiles and larger functions are interconnected through a four-level routing hierarchy.

Automotive-grade ProASIC^{PLUS} devices feature embedded two-port SRAM blocks with built-in FIFO/RAM control logic and user-defined depth and width. Users can select programming for synchronous or asynchronous operation, as well as parity generation or checking.

The automotive-grade ProASIC^{PLUS} devices offer a unique Clock Conditioning Circuit (CCC), with two clock conditioning blocks in each device. Each block provides a Phase-Locked Loop (PLL) core, delay lines, phase shifts (0°, 90°, 180°, 270°), and clock multipliers/dividers, as well as the circuitry required to provide bidirectional access to the PLL. The PLL block contains four programmable frequency dividers, which allow the incoming clock signal to be divided by a wide range of factors from 1 to 64. The clock conditioning circuit can perform a positive/negative clock delay operation in increments of 0.25 ns by up to 8 ns. The PLL can be configured internally or externally during operation without redesigning or reprogramming the part. In addition to the PLL, there are two LVPECL differential input pairs to accommodate high-speed clock and data inputs.

The automotive-grade ProASIC^{PLUS} devices are available in a variety of high-performance plastic packages to simplify the system board design.

To support for comprehensive, lower cost board-level testing, ProASIC^{PLUS} devices are fully compatible with IEEE® Standard 1149.1 for test access port and boundary-scan test architecture.

Features and Benefits

High Capacity

- 75,000 to 1 million system gates
- 27 kbits to 198 kbits of two-port SRAM
- 66 to 642 user I/Os

Reprogrammable Flash Technology

- 0.22 µ 4LM Flash-based CMOS process
- Live at power-up, single-chip solution
- No configuration device required
- Retains programmed design during power-down/power-up cycles

Extended Temperature Range

- Supports automotive temperature range –40 °C to 125 °C (junction)

Performance

- 3.3 V, 32-bit PCI (up to 50 MHz)
- Two integrated PLLs
- External system performance up to 150 MHz

Secure Programming

- Industry's most-effective security key (FlashLock™) prevents read back of programming bitstream

Low Power

- Low impedance Flash switches
- Segmented hierarchical routing structure
- Small, efficient, configurable (combinatorial or sequential) logic cells

High-Performance Routing Hierarchy

- Ultra-fast local and long-line network
- High-speed, very long-line network
- High-performance, low-skew, splittable global network
- 100% utilization and >95% routability

I/O

- Schmitt-Trigger option on every input
- 2.5 V/3.3 V support with individually-selectable voltage and slew rate
- Bidirectional global I/Os
- Compliance with PCI Specification Revision 2.2
- Boundary-Scan Test IEEE Std. 1149.1 (JTAG) compliant
- Pin-compatible packages across ProASIC^{PLUS} family

Unique Clock Conditioning Circuitry

- PLLs with flexible phase, multiply/divide, and delay capabilities
- Internal and/or external dynamic PLL configuration
- Two LVPECL differential pairs for clock or data inputs

Standard FPGA and ASIC Design Flow

- Flexibility with choice of industry-standard front-end tools
- Efficient design through front-end timing and gate optimization

ISP Support

- In-System Programming (ISP) via JTAG port

SRAMs and FIFOs

- ACTgen Netlist Generation ensures optimal usage of embedded memory blocks
- 24 SRAM and FIFO configurations with synchronous and asynchronous operation up to 150 MHz (typical)

Table 1. Automotive-Grade ProASIC^{PLUS} Product Profile

Device		APA075	APA150	APA300	APA450	APA600	APA750	APA1000
Maximum System Gates		75,000	150,000	300,000	450,000	600,000	750,000	1,000,000
Maximum Tiles (Registers)		3,072	6,144	8,192	12,288	21,504	32,768	56,320
Embedded RAM Bits (k=1,024 bits)		27k	36k	72k	108k	126k	144k	198k
Embedded RAM Blocks (256x9)		12	16	32	48	56	64	88
LVPECL		2	2	2	2	2	2	2
PLL		2	2	2	2	2	2	2
Global Networks		4	4	4	4	4	4	4
Maximum Clocks		24	32	32	48	56	64	88
Maximum User I/Os		158	186	186	344	370	562	642
JTAG ISP		Yes	Yes	Yes	Yes	Yes	Yes	Yes
PCI		Yes	Yes	Yes	Yes	Yes	Yes	Yes
Package (by pin count)	TQFP	100	100	—	—	—	—	—
	PQFP	208	208	208	208	208	208	208
	FBGA	144	144, 256	144, 256	144, 256, 484	256, 484	896	896

Table of Contents

General Description....1

Features and Benefits....2

1. Operating Conditions....5
    1.1. Performance Retention....5

2. Ordering Information....12

3. Revision History....13

The Microchip Website....14

Product Change Notification Service....14

Customer Support....14

Microchip Devices Code Protection Feature....14

Legal Notice....15

Trademarks....15

Quality Management System....16

Worldwide Sales and Service....17

1. Operating Conditions

Table 1-1. Absolute Maximum Ratings*

Parameter	Condition	Minimum	Maximum	Units
Supply Voltage Core (V_{DD})	—	–0.3	3.0	V
Supply Voltage I/O Ring (V_{DDP})	—	–0.3	4.0	V
DC Input Voltage	—	–0.3	V_{DDP} + 0.3	V
PCI DC Input Voltage	—	–1.0	V_{DDP} + 0.3	V
PCI DC Input Clamp Current (absolute)	V_{IN} < –1V or V_{IN} = V_{DDP} + 1V	10	—	mA
LVPECL Input Voltage	—	–0.3	V_{DDP} + 0.5	V
GND	—	0	0	V

Note: *Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

1.1 Performance Retention

Microchip guarantees the performance numbers presented in the Microchip Designer timing analysis software and in this datasheet, as long as the specified device performance retention period is not exceeded. For devices operated and stored at 110 °C or less, the performance retention period is 20 years after programming. For devices operated and stored at temperatures greater than 110 °C, refer to Table 3-2. Performance Retention to determine the performance retention period. Microchip does not guarantee performance if the performance retention period is exceeded. Evaluate the percentage of time spent at the highest temperature, then determine the next highest temperature to which the device will be exposed. In Table 3-2. Performance Retention, find the temperature profile that most closely matches the application.

For example, the ambient temperature of a system cycles between 100 °C (25% of the time) and 50 °C (75% of the time). No forced ventilation cooling system is in use. An APA600-PQ208A FPGA operates in the system, dissipating 1 W. The package thermal resistance (junction-to-ambient) in still air is 20 °C/W, indicating that the junction temperature of the FPGA will be 120 °C (25% of the time) and 70 °C (75% of the time). The entry in Table 3-2. Performance Retention, which most closely matches the application, is 25% at 125 °C with 75% at 110 °C. Performance retention in this example is at least 16.0 years.

Note that exceeding the stated retention period may result in a performance degradation in the FPGA below the worst-case performance indicated in the Microchip Timer. To ensure that performance does not degrade below the worst-case values in the Microchip Timer, the FPGA must be reprogrammed within the performance retention period. In addition, note that performance retention is independent of whether or not the FPGA is operating. The retention period of a device in storage at a given temperature will be the same as the retention period of a device operating at that junction temperature.

Table 1-2. Performance Retention

Time at T_J 110 °C or below	Time at T_J 125 °C or below	Minimum Program Retention (Years)
100%	0%	20.0
99%	1%	19.8
98%	2%	19.6
95%	5%	19.0
90%	10%	18.2
85%	15%	17.4
80%	20%	16.7
75%	25%	16.0
70%	30%	15.4
60%	40%	14.3
50%	50%	13.3
25%	75%	11.4
0%	100%	10.0

Table 1-3. Nominal Supply Voltages

Mode	V_{DD}	V_{DDP}
2.5 V Output	2.5 V	2.5 V
3.3 V Output*	2.5 V	3.3 V

Note: *Automotive-grade ProASIC^{PLUS} devices do not support mixed-mode I/Os.

Table 1-4. Recommended Maximum Operating Conditions for Programming and PLL Supplies*

Parameter	Condition	Automotive		Units
		Minimum	Maximum	
V_{PP}	During Programming	15.8	16.5	V
	Normal Operation	0	16.5	V
V_{PN}	During Programming	–13.8	–13.2	V
	Normal Operation	–13.8	0	V
I_{PP}	During Programming	—	25	mA
I_{PN}	During Programming	—	10	mA
AVDD	—	V_{DD}	V_{DD}	V
AGND	—	GND	GND	V

Note: *Devices should not be operated outside the Recommended Operating Conditions.

Table 1-5. Recommended Operating Conditions*

Parameter	Symbol	Limits Automotive
DC Supply Voltage (2.5 V I/Os)	V_{DD} and V_{DDP}	2.5 V ± 5%
DC Supply Voltage (3.3 V I/Os)	V_{DDP} V_{DD}	3.3 V ± 5% 2.5 V ± 5%
Operating Junction Temperature Range	T_J	–40 °C to 125 °C

Note: *Devices should not be operated outside the Recommended Operating Conditions.

Table 1-6. DC Electrical Specifications (V_{DD} and V_{DDP} = 2.5V ±5%)

Symbol	Parameter		Conditions	Automotive[1]			Units
				Min.	Typ.	Max.	
V_{OH}	Output High Voltage	High Drive (OB25LPH)	I_{OH} = –6 mA I_{OH} = –12 mA I_{OH} = –24 mA	2.1 2.0 1.7	—	—	V
		Low Drive (OB25LPL)	I_{OH} = –3 mA I_{OH} = –6 mA I_{OH} = –8 mA	2.1 1.9 1.7	—	—	V
V_{OL}	Output Low Voltage	High Drive (OB25LPH)	I_{OL} = 8 mA I_{OL} = 15 mA I_{OL} = 24 mA	—	—	0.2 0.4 0.7	V
		Low Drive (OB25LPL)	I_{OL} = 4 mA I_{OL} = 8 mA I_{OL} = 15 mA	—	—	0.2 0.4 0.7	V
V_{IH}	Input High Voltage		—	1.7	—	V_{DDP} + 0.3	V
V_{IL}	Input Low Voltage		—	–0.3	—	0.7	V
$R_{WEAKPULLUP}$	Weak Pull-up Resistance (OTB25LPU)		V_{IN} ≥ 1.25 V	6	—	56	kΩ
HYST	Input Hysteresis Schmitt		—	0.3	0.35	0.45	V
I_{IN}	Input Current		with pull up (V_{IN} = GND)	–240	—	–20	µA
			without pull up (V_{IN} = GND or V_{DD})	–50	—	50	µA
I_{DDQ}	Quiescent Supply Current (standby)		V_{IN} = GND[2] or V_{DD}	—	5.0	20	mA
I_{OZ}	Tristate Output Leakage Current		V_{OH} = GND or V_{DD}	–50	—	50	µA

.....continued							
Symbol	**Parameter**		**Conditions**	**Automotive[1]**			**Units**
				Min.	**Typ.**	**Max.**	
I_{OSH}	Output Short Circuit Current High	High Drive (OB25LPH)	$V_{IN} = V_{SS}$	–120	—	—	mA
		Low Drive (OB25LPL)	$V_{IN} = V_{SS}$	–100	—	—	mA
I_{OSL}	Output Short Circuit Current Low	High Drive (OB25LPH)	$V_{IN} = V_{DDP}$	—	—	100	mA
		Low Drive (OB25LPL)	$V_{IN} = V_{DDP}$	—	—	30	mA
$C_{I/O}$	I/O Pad Capacitance		—	—	—	10	pF
C_{CLK}	Clock Input Pad Capacitance		—	—	—	10	pF

Notes:

1. All process conditions. Junction Temperature: –40 °C to +125 °C.
2. No pull-up resistor.

Table 1-7. DC Electrical Specifications (V_{DDP} = 3.3 V ±5% and V_{DD} 2.5 V ±5%)

Symbol	**Parameter**		**Conditions**	**Automotive[1]**			**Units**
				Min.	**Typ.**	**Max.**	
V_{OH}	Output High Voltage	3.3 V I/O, High Drive (OB33P)	I_{OH} = –14 mA I_{OH} = –24 mA	0.9∗V_{DDP} 2.4	—	—	V
		3.3 V I/O, Low Drive (OB33L)	I_{OH} = –6 mA I_{OH} = –12 mA	0.9∗V_{DDP} 2.4	—	—	V
V_{OL}	Output Low Voltage	3.3 V I/O, High Drive (OB33P)	I_{OL} = 15 mA I_{OL} = 20 mA I_{OL} = 28 mA	—	—	0.1V_{DDP} 0.4 0.7	V
		3.3 V I/O, Low Drive (OB33L)	I_{OL} = 7 mA I_{OL} = 10 mA I_{OL} = 15 mA	—	—	0.1V_{DDP} 0.4 0.7	V
V_{IH}	Input High Voltage 3.3V LVTTL/LVCMOS		—	2	—	V_{DDP} + 0.3	V
V_{IL}	Input Low Voltage 3.3V LVTTL/LVCMOS		—	–0.3	—	0.8	V
$R_{WEAKPULLUP}$	Weak Pull-up Resistance (IOB33U)		V_{IN} ≥ 1.5 V	7	—	43	kΩ

.....continued							
Symbol	**Parameter**		**Conditions**	**Automotive[1]**			**Units**
				Min.	**Typ.**	**Max.**	
$R_{WEAKPULLUP}$	Weak Pull-up Resistance (IOB25U)		$V_{IN} \geq 1.5$ V	7	—	43	kΩ
I_{IN}	Input Current		with pull up (V_{IN} = GND)	–300	—	–40	µA
			without pull up (V_{IN} = GND or V_{DD})	–50	—	50	µA
I_{DDQ}	Quiescent Supply Current (standby)		V_{IN} = GND[2] or V_{DD}	—	5.0	20	mA
I_{OZ}	Tristate Output Leakage Current		V_{OH} = GND or V_{DD}	–10	—	10	µA
I_{OSH}	Output Short Circuit Current High	3.3V High Drive (OB33P)	V_{IN} = GND	–200	—	—	mA
		3.3V Low Drive (OB33L)	V_{IN} = GND	–100	—	—	mA
I_{OSL}	Output Short Circuit Current Low	3.3V High Drive	V_{IN} = V_{DD}	—	—	200	mA
		3.3V Low Drive	V_{IN} = V_{DD}	—	—	100	mA
$C_{I/O}$	I/O Pad Capacitance		—	—	—	10	pF
C_{CLK}	Clock Input Pad Capacitance		—	—	—	10	pF

Notes:

1. All process conditions. Junction Temperature: –40 °C to +125 °C.
2. No pull-up resistor.

Table 1-8. DC Specifications (3.3V PCI Revision 2.2 Operation)[1]

Symbol	**Parameter**	**Condition**	**Automotive[2]**		**Units**
			Min.	**Max.**	
V_{DD}	Supply Voltage for Core	—	2.375	2.625	V
V_{DDP}	Supply Voltage for I/O Ring	—	3.135	3.465	V
V_{IH}	Input High Voltage	—	$0.5V_{DDP}$	V_{DDP} + 0.5	V
V_{IL}	Input Low Voltage	—	–0.5	$0.3V_{DDP}$	V
I_{IPU}	Input Pull-up Voltage[3]	—	$0.7V_{DDP}$	—	V
I_{IL}	Input Leakage Current[4]	$0 < V_{IN} < V_{CCI}$	–50	50	µA
V_{OH}	Output High Voltage	I_{OUT} = –500 µA	$0.9V_{DDP}$	—	V

.....continued					
Symbol	**Parameter**	**Condition**	**Automotive[2]**		**Units**
			Min.	**Max.**	
V_{OL}	Output Low Voltage	I_{OUT} = 1500 µA	—	$0.1V_{DDP}$	V
C_{IN}	Input Pin Capacitance (except CLK)	—	—	10	pF
C_{CLK}	CLK Pin Capacitance	—	5	12	pF

Notes:

1. For PCI operation, use OTB33PH, OB33PH, IOB33PH, IB33, or IB33S macro library cells only.
2. All process conditions. Junction Temperature: –40 °C to +125 °C.
3. This specification is guaranteed by design. It is the minimum voltage to which pull-up resistors are calculated to pull a floated network. Designers with applications sensitive to static power utilization should ensure that the input buffer is conducting minimum current at this input voltage.
4. Input leakage currents include hi-Z output leakage for all bidirectional buffers with tristate outputs.

Table 1-9. AC Specifications (3.3V PCI Revision 2.2 Operation)

Symbol	**Parameter**	**Condition**	**Automotive**		**Units**
			Min.	**Max.**	
$I_{OH(AC)}$	Switching Current High	$0 < V_{OUT} \le 0.3V_{CCI}$*	$-12V_{CCI}$	—	mA
		$0.3V_{CCI} \le V_{OUT} < 0.9V_{CCI}$*	$(-17.1 + (V_{DDP} - V_{OUT}))$	—	mA
		$0.7V_{CCI} < V_{OUT} < V_{CCI}$*	—	See equation C – page 124 of the PCI Specification document rev. 2.2	—
	(Test Point)	$V_{OUT} = 0.7V_{CC}$*	—	$-32V_{CCI}$	mA
$I_{OL(AC)}$	Switching Current Low	$V_{CCI} > V_{OUT} \ge 0.6V_{CCI}$*	$16V_{DDP}$	—	mA
		$0.6V_{CCI} > V_{OUT} > 0.1V_{CCI}$[1]	$(26.7V_{OUT})$	—	mA
		$0.18V_{CCI} > V_{OUT} > 0$*	—	See equation D – page 124 of the PCI Specification document rev. 2.2	—
	(Test Point)	$V_{OUT} = 0.18V_{CC}$	—	$38V_{CCI}$	mA
I_{CL}	Low Clamp Current	$-3 < V_{IN} \le -1$	$-25 + (V_{IN} + 1)/0.015$	—	mA
I_{CH}	High Clamp Current	$V_{CCI} + 4 > V_{IN} \ge V_{CCI} + 1$	$25 + (V_{IN} - V_{DDP} - 1)/0.015$	—	mA
$slew_R$	Output Rise Slew Rate	$0.2V_{CCI}$ to $0.6V_{CCI}$ load*	1	4	mA
$slew_F$	Output Fall Slew Rate	$0.6V_{CCI}$ to $0.2V_{CCI}$ load*	1	4	mA

Note: * Refer to the PCI Specification document rev. 2.2.

Figure 1-1. Pad Loading Applicable to the Rising Edge PCI



Figure 1-2. Pad Loading Applicable to the Falling Edge PCI



2. Ordering Information

Figure 2-1. Ordering Information



Table 2-1. Plastic Device Resources

User I/Os*						
Device	**TQFP 100-Pin**	**PQFP 208-Pin**	**FBGA 144-Pin**	**FBGA 256-Pin**	**FBGA 484-Pin**	**FBGA 896-Pin**
APA075	66	158	100	—	—	—
APA150	66	158	100	186	—	—
APA300	—	158	100	186	—	—
APA450	—	158	100	186	344	—
APA600	—	158	—	186	370	—
APA750	—	158	—	—	—	562
APA1000	—	158	—	—	—	642

Package Definitions

TQFP = Thin Quad Flat Pack, PQFP = Plastic Quad Flat Pack, FBGA = Fine Pitch Ball Grid Array

*Each pair of PECL I/Os were counted as one user I/O.

Table 2-2. Speed Grade Matrix

	Std
Automotive-Grade	✔

Contact your local Microchip sales representative for device availability.

3. Revision History

Revision	Date	Description
A	05/2021	• In Ordering Information, updated Package Type TQ to 0.5 mm pitch. • Updated document to Microchip format. • Updated document number from 51700051 to DS90003302.
0	02/2004	Initial Revision

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Trademarks

ISBN: 978-1-5224-8192-8

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com **Atlanta** Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455 **Austin, TX** Tel: 512-257-3370 **Boston** Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088 **Chicago** Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075 **Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924 **Detroit** Novi, MI Tel: 248-848-4000 **Houston, TX** Tel: 281-894-5983 **Indianapolis** Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380 **Los Angeles** Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800 **Raleigh, NC** Tel: 919-844-7510 **New York, NY** Tel: 631-435-6000 **San Jose, CA** Tel: 408-735-9110 Tel: 408-436-4270 **Canada - Toronto** Tel: 905-695-1980 Fax: 905-695-2078	**Australia - Sydney** Tel: 61-2-9868-6733 **China - Beijing** Tel: 86-10-8569-7000 **China - Chengdu** Tel: 86-28-8665-5511 **China - Chongqing** Tel: 86-23-8980-9588 **China - Dongguan** Tel: 86-769-8702-9880 **China - Guangzhou** Tel: 86-20-8755-8029 **China - Hangzhou** Tel: 86-571-8792-8115 **China - Hong Kong SAR** Tel: 852-2943-5100 **China - Nanjing** Tel: 86-25-8473-2460 **China - Qingdao** Tel: 86-532-8502-7355 **China - Shanghai** Tel: 86-21-3326-8000 **China - Shenyang** Tel: 86-24-2334-2829 **China - Shenzhen** Tel: 86-755-8864-2200 **China - Suzhou** Tel: 86-186-6233-1526 **China - Wuhan** Tel: 86-27-5980-5300 **China - Xian** Tel: 86-29-8833-7252 **China - Xiamen** Tel: 86-592-2388138 **China - Zhuhai** Tel: 86-756-3210040	**India - Bangalore** Tel: 91-80-3090-4444 **India - New Delhi** Tel: 91-11-4160-8631 **India - Pune** Tel: 91-20-4121-0141 **Japan - Osaka** Tel: 81-6-6152-7160 **Japan - Tokyo** Tel: 81-3-6880- 3770 **Korea - Daegu** Tel: 82-53-744-4301 **Korea - Seoul** Tel: 82-2-554-7200 **Malaysia - Kuala Lumpur** Tel: 60-3-7651-7906 **Malaysia - Penang** Tel: 60-4-227-8870 **Philippines - Manila** Tel: 63-2-634-9065 **Singapore** Tel: 65-6334-8870 **Taiwan - Hsin Chu** Tel: 886-3-577-8366 **Taiwan - Kaohsiung** Tel: 886-7-213-7830 **Taiwan - Taipei** Tel: 886-2-2508-8600 **Thailand - Bangkok** Tel: 66-2-694-1351 **Vietnam - Ho Chi Minh** Tel: 84-28-5448-2100	**Austria - Wels** Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 **Denmark - Copenhagen** Tel: 45-4485-5910 Fax: 45-4485-2829 **Finland - Espoo** Tel: 358-9-4520-820 **France - Paris** Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 **Germany - Garching** Tel: 49-8931-9700 **Germany - Haan** Tel: 49-2129-3766400 **Germany - Heilbronn** Tel: 49-7131-72400 **Germany - Karlsruhe** Tel: 49-721-625370 **Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 **Germany - Rosenheim** Tel: 49-8031-354-560 **Israel - Ra'anana** Tel: 972-9-744-7705 **Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781 **Italy - Padova** Tel: 39-049-7625286 **Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340 **Norway - Trondheim** Tel: 47-72884388 **Poland - Warsaw** Tel: 48-22-3325737 **Romania - Bucharest** Tel: 40-21-407-87-50 **Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 **Sweden - Gothenberg** Tel: 46-31-704-60-40 **Sweden - Stockholm** Tel: 46-8-5090-4654 **UK - Wokingham** Tel: 44-118-921-5800 Fax: 44-118-921-5820