

maXTouch 1066-node (I²C) Touchscreen Controller

Automotive Applications

- · AEC-Q100 Qualified
- Developed following Automotive SPICE[®] Level 3 certified processes
- CISPR 25 compliant (for both mutual and self capacitance measurements)

maXTouch® Adaptive Sensing Touchscreen Technology

- Up to 41 X (transmit) lines and 26 Y (receive) lines for use by touchscreen and keys
- A maximum of 1066 nodes can be allocated to the touchscreen
- Touchscreen size 10.51 inches (16:10 aspect ratio), assuming a sensor electrode pitch of 5.5 mm. Other sizes are possible with different electrode pitches and appropriate sensor material
- Multiple touch support with up to 16 concurrent touches tracked in real time

Keys

- Up to 16 nodes can be allocated as mutual capacitance sensor keys (subject to other configurations)
- Adjacent Key Suppression (AKS) technology is supported for false key touch prevention

Touch Sensor Technology

- Discrete/out-cell support including glass and PET filmbased sensors
- On-cell/touch-on display support including TFT, IPS and OLED
- Synchronization with display refresh timing capability
- Support for standard (for example, Diamond) and proprietary sensor patterns (review of designs by Microchip or a Microchip-qualified touch sensor module partner is recommended)

Front Panel Material

- Works with PET or glass, including curved profiles (configuration and stack-up to be approved by Microchip or a Microchip-qualified touch sensor module partner)
- Glass 0.4 mm to 4 mm (dependent on screen size, touch size, configuration and stack-up)
- Plastic 0.2 mm to 3 mm (dependent on screen size, touch size, configuration and stack-up)

Touch Performance

- · Moisture/Water Compensation
 - No false touch with condensation or water drop up to 22 mm diameter
 - One-finger tracking with condensation or water drop up to 22 mm diameter
- · Glove Support
 - Glove touches up to 5 mm thickness (subject to stack-up design)
- Mutual capacitance and self capacitance measurements supported for robust touch detection
- P2P mutual capacitance measurements supported for extra sensitive multi-touch sensing
- Noise suppression technology to combat ambient and power-line noise
 - Up to 240 V_{PP} between 1 Hz and 1 kHz sinusoidal waveform
 - Up to 20 V_{PP} between 1 kHz and 1 MHz sinusoidal waveform
- · Burst Frequency
 - Flexible and dynamic Tx burst frequency selection to reduce EMC disturbance
 - Controlled Tx burst frequency drift over process and temperature range
 - Configurable Tx waveform shaping to reduce emissions
- · Scan Speed
 - Up to 112 Hz report rate for one finger (subject to configuration)
 - Typical report rate for 10 touches ≥85 Hz (subject to configuration)
 - Initial touch latency <20 ms for first touch from idle (subject to configuration)
 - Configurable to allow for power and speed optimization
- Touch panel failure detection
 - Automatic touch sensor diagnostics during run time to support the implementation of safety critical features
 - Diagnostics reported using dedicated output pin or by standard Object Protocol messages
 - Configurable test limits

On-chip Gestures

Reports one-touch and two-touch gestures

Enhanced Algorithms

- · Lens bending algorithms to remove display noise
- · Touch suppression algorithms to remove unintentional large touches, such as palm
- · Palm Recovery Algorithm for quick restoration to normal state

Power Saving

- · Programmable timeout for automatic transition from Active to Idle state
- · Pipelined analog sensing detection and digital processing to optimize system power efficiency

Application Interfaces

- I²C slave with support for Standard mode (up to 100 kHz), Fast mode (up to 400 kHz), Fast-mode Plus (up to 1 MHz)
- · Interrupt to indicate when a message is available
- Additional SPI Debug Interface to read the raw data for tuning and debugging purposes

Power Supply

- Digital (Vdd) 3.3 V nominal
- Digital I/O (VddIO) 3.3 V nominal
- Analog (AVdd) 3.3 V nominal
- High voltage internal X line drive (XVdd) 6.6 V with internal voltage pump (XVdd connected to Vdd if voltage pump not used)

Package

• 128-lead TQFP 14 x 14 x 1 mm, 0.4 mm pitch

Operating Temperature


- mXT1067TD-AT: -40°C to +85°C (Grade 3)
- mXT1067TD-AB: –40°C to +105°C (Grade 2)

Design Services

- · Review of device configuration, stack-up and sensor patterns
- · Custom firmware versions can be considered
- · Contact your Microchip representative for more information

PIN CONFIGURATION

Pin Configuration - 128-lead TQFP



Top view

TABLE 0-1: PIN LISTING – 128-LEAD TQFP

IABLE	0-1. I III LIO	11110 -	128-LE <i>F</i>	ועוו	
Pin	Name	Type	Supply	Description	If Unused
1	NC	_	-	No connection	_
2	GND	Р	_	Ground	_
3	XVDD	Р	_	X line drive power	_
4	GND	Р	-	Ground	_
5	X21	S	XVdd	X line connection	Leave open
6	X22	S	XVdd	X line connection	Leave open
7	X23	S	XVdd	X line connection	Leave open
8	X24	S	XVdd	X line connection	Leave open
9	X25	S	XVdd	X line connection	Leave open
10	X26	S	XVdd	X line connection	Leave open
11	X27	S	XVdd	X line connection	Leave open
12	X28	S	XVdd	X line connection	Leave open
13	X29	S	XVdd	X line connection	Leave open
14	X30	S	XVdd	X line connection	Leave open
15	X31	S	XVdd	X line connection	Leave open
16	GND	Р	-	Ground	_
17	XVDD	Р	-	X line drive power	_
18	X32	S	XVdd	X line connection	Leave open
19	X33	S	XVdd	X line connection	Leave open
20	X34	S	XVdd	X line connection	Leave open
21	X35	S	XVdd	X line connection	Leave open
22	X36	S	XVdd	X line connection	Leave open
23	X37	S	XVdd	X line connection	Leave open
24	X38	S	XVdd	X line connection	Leave open
25	X39	S	XVdd	X line connection	Leave open
26	X40	S	XVdd	X line connection	Leave open
27	NC	_	-	No connection	
28	NC	_	-	No connection	_
29	NC	_	-	No connection	-
30	GND	Р	-	Ground	_
31	XVDD	Р	-	X line drive power	-
32	NC	_	-	No connection	_
33	NC	_	-	No connection	_
34	DS0	0	AVdd	Driven Shield signal; used as guard track between X/Y signals and ground	Leave open
35	RESV	_	_	Reserved for future use	Leave open
36	RESV	_	_	Reserved for future use	Leave open
37	EXTCAP2	Р	-	Connect to EXTCAP3 via capacitor; see Section 2.2.4 "Internal Voltage Pump"	Leave open
38	EXTCAP3	Р	_	Connect to EXTCAP2 via capacitor; see Section 2.2.4 "Internal Voltage Pump"	Leave open
39	VDDIO	Р	-	Digital power	_

TABLE 0-1: PIN LISTING – 128-LEAD TQFP (CONTINUED)

	0-1: PIN LIS	11110	120-LLA	AD TQFP (CONTINUED)		
Pin	Name	Туре	Supply	Description	If Unused	
40	RESET	I	VddIO	Reset low. Connection to host system is recommended	Pull up to VddlO	
41	SCL	OD	VddIO	I ² C clock	_	
42	SDA	OD	VddIO	I ² C data	_	
43	VDDIO	Р	_	Digital power	_	
44	ADDSEL	I	VddIO	I ² C address select; see Section 7.1 "I ² C Address Selection – ADDSEL Pin"	-	
45	GPIO0	I/O	VddIO	General purpose I/O; see Section 2.2.8 "GPIO Pins"	Input: connect to GND Output: leave open	
46	GND	Р	_	Ground	ı	
47	CHG	OD	VddIO	State change interrupt Note: Briefly set (~100 ms) as an input after power-up/ reset for diagnostic purposes	Pull up to VddIO	
48	RESV	_	_	Reserved for future use; pull up to VddlO	-	
49	GPIO2	I/O	VddIO	General purpose I/O; see Section 2.2.8 "GPIO Pins"	Input: connect to GND Output: leave open	
50	RESV	_	VddIO	Reserved for future use; connect to GND	Connect to GND	
51	VDD	Р	_	Digital power	ı	
52	VDDCORE	Р	_	Digital core power	-	
53	GND	Р	_	Ground	-	
54	GPIO3	I/O	VddIO	General purpose I/O; see Section 2.2.8 "GPIO Pins"	Input: connect to GND Output: leave open	
55	GPIO4	I/O	VddIO	General purpose I/O; see Section 2.2.8 "GPIO Pins"	Input: connect to GND Output: leave open	
56	GPIO5	I/O	VddIO	General purpose I/O; see Section 2.2.8 "GPIO Pins"	Input: connect to GND Output: leave open	
57	FSYNC	I	VddIO	External frame synchronization (usually VSYNC)	Input: connect to GND	
37	GPIO6	I/O	vadio	General purpose I/O; see Section 2.2.8 "GPIO Pins"	Output: leave open	
FO	PSYNC	I	7/4410	External pulse synchronization (usually HSYNC)	Input: connect to GND Output: leave open	
58	GPIO7	I/O	VddIO	General purpose I/O; see Section 2.2.8 "GPIO Pins"		
59	DBG_SS	0	VddIO	Debug SS line; pull up to VddIO; see Section 2.2.9 "SPI Debug Interface"	Connect to test point	
	GPIO1	I/O		General purpose I/O; see Section 2.2.8 "GPIO Pins"	leave open	
60	DBG_CLK	0	VddIO	Debug clock; see Section 2.2.9 "SPI Debug Interface"	Connect to test point leave open	
61	DBG_DATA	0	VddIO	Debug data; see Section 2.2.9 "SPI Debug Interface"	Connect to test point leave open	
62	VDDIO	Р	_	Digital power	ı	
63	TEST	-	VddIO	Reserved; must be pulled up to VddIO	-	
64	NC	-	-	No connection		
65	NC	-	-	No connection	-	
66	XVDD	Р	-	X line drive power	-	
67	GND	Р	-	Ground		
68	NC	-	-	No connection	_	
69	NC	-	-	No connection	_	
70	X20	S	XVdd	X line connection	Leave open	

TABLE 0-1: PIN LISTING – 128-LEAD TQFP (CONTINUED)

	U-1: PIN LIS			AD TQFP (CONTINUED)	
Pin	Name	Туре	Supply	Description	If Unused
71	X19	S	XVdd	X line connection	Leave open
72	X18	S	XVdd	X line connection	Leave open
73	X17	S	XVdd	X line connection	Leave open
74	X16	S	XVdd	X line connection	Leave open
75	X15	S	XVdd	X line connection	Leave open
76	X14	S	XVdd	X line connection	Leave open
77	X13	S	XVdd	X line connection	Leave open
78	X12	S	XVdd	X line connection	Leave open
79	X11	S	XVdd	X line connection	Leave open
80	XVDD	Р	_	X line drive power	-
81	GND	Р	_	Ground	-
82	X10	S	XVdd	X line connection	Leave open
83	X9	S	XVdd	X line connection	Leave open
84	X8	S	XVdd	X line connection	Leave open
85	X7	S	XVdd	X line connection	Leave open
86	X6	S	XVdd	X line connection	Leave open
87	X5	S	XVdd	X line connection	Leave open
88	X4	S	XVdd	X line connection	Leave open
89	Х3	S	XVdd	X line connection	Leave open
90	X2	S	XVdd	X line connection	Leave open
91	X1	S	XVdd	X line connection	Leave open
92	X0	S	XVdd	X line connection	Leave open
93	GND	Р	_	Ground	-
94	XVDD	Р	_	X line drive power	-
95	GND	Р	_	Ground	-
96	NC	_	_	No connection	
97	NC	_	_	No connection	-
98	AVDD	Р	-	Analog power	-
99	Y0	S	AVdd	Y line connection	Leave open
100	Y1	S	AVdd	Y line connection	Leave open
101	Y2	S	AVdd	Y line connection	Leave open
102	Y3	S	AVdd	Y line connection	Leave open
103	Y4	S	AVdd	Y line connection	Leave open
104	Y5	S	AVdd	Y line connection	Leave open
105	Y6	S	AVdd	Y line connection	Leave open
106	Y7	S	AVdd	Y line connection	Leave open
107	Y8	S	AVdd	Y line connection	Leave open
108	Y9	S	AVdd	Y line connection	Leave open
109	Y10	S	AVdd	Y line connection	Leave open
110	Y11	S	AVdd	Y line connection	Leave open
111	Y12	S	AVdd	Y line connection	Leave open
112	GND	Р	_	Ground	-

TABLE 0-1: PIN LISTING – 128-LEAD TQFP (CONTINUED)

Pin	Name	Туре	Supply	Description	If Unused
113	AVDD	Р	-	Analog power	-
114	Y13	S	AVdd	Y line connection	Leave open
115	Y14	S	AVdd	Y line connection	Leave open
116	Y15	S	AVdd	Y line connection	Leave open
117	Y16	S	AVdd	Y line connection	Leave open
118	Y17	S	AVdd	Y line connection	Leave open
119	Y18	S	AVdd	Y line connection	Leave open
120	Y19	S	AVdd	Y line connection	Leave open
121	Y20	S	AVdd	Y line connection	Leave open
122	Y21	S	AVdd	Y line connection	Leave open
123	Y22	S	AVdd	Y line connection	Leave open
124	Y23	S	AVdd	Y line connection	Leave open
125	Y24	S	AVdd	Y line connection	Leave open
126	Y25	S	AVdd	Y line connection	Leave open
127	AVDD	Р	-	Analog power	_
128	NC	_	_	No connection	_

Key:

I Input only O Output only I/O Input or output OD Open drain output P Ground or power S Sense pin

TABLE OF CONTENTS

Pin co	configuration	3
Table	e of Contents	8
Το Οι	Our Valued Customers	9
1.0	Overview of mXT1067TD-AT/mXT1067TD-AB	10
2.0	Schematic	
3.0	Touchscreen Basics	14
4.0	Sensor Layout	15
5.0	Power-up / Reset Requirements	17
6.0	Detailed Operation	20
7.0	Host Communications	24
8.0	I2C Communications	25
9.0	PCB Design Considerations	31
10.0	Getting Started with mXT1067TD-AT/mXT1067TD-AB	35
11.0	Debugging and Tuning	39
12.0	Specifications	40
13.0	Packaging Information	51
Appe	endix A. Associated Documents	55
Appe	endix B. Revision History	56
Produ	uct Identification System	59
The N	Microchip Web Site	60
Custo	omer Change Notification Service	60
Custo	omer Support	60

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com**. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (for example, DS30000000A is version A of document DS30000000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting Microchip, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at http://www.microchip.com to receive the most current information on all of our products.

1.0 OVERVIEW OF MXT1067TD-AT/MXT1067TD-AB

The Microchip maXTouch family of touch controllers brings industry-leading capacitive touch performance to customer automotive applications. The mXT1067TD-AT/mXT1067TD-AB (known as mXT1067TD-AT) features the latest generation of Microchip adaptive sensing technology that utilizes a hybrid mutual and self capacitive sensing system in order to deliver unparalleled touch features and a robust user experience.

- Patented capacitive sensing method The mXT1067TD-AT uses a unique charge-transfer acquisition engine
 to implement Microchip's patented capacitive sensing method. Coupled with a state-of-the-art CPU, the entire
 touchscreen sensing solution can measure, classify and track a number of individual finger touches with a high
 degree of accuracy in the shortest response time.
- Capacitive Touch Engine (CTE) The mXT1067TD-AT features an acquisition engine that uses an optimal
 measurement approach to ensure almost complete immunity from parasitic capacitance on the receiver input
 lines. The engine includes sufficient dynamic range to cope with anticipated touchscreen self and mutual
 capacitances, which allows great flexibility for use with the Microchip proprietary sensor pattern designs. One- and
 two-layer ITO sensors are possible using glass or PET substrates.
- Touch detection The mXT1067TD-AT allows for both mutual and self capacitance measurements, with the self
 capacitance measurements being used to augment the mutual capacitance measurements to produce reliable
 touch information.

When self capacitance measurements are enabled, touch classification is achieved using both mutual and self capacitance touch data. This has the advantage that both types of measurement systems can work together to detect touches under a wide variety of circumstances.

The system may be configured for different types of default measurements in both idle and active modes. For example, the device may be configured for Mutual Capacitance Touch as the default in active mode and Self Capacitance Touch as the default in idle mode. Note that other types of scans (such as P2P mutual capacitance scans and other types of self capacitance scans) may also be made depending on configuration.


Mutual capacitance touch data is used wherever possible to classify touches as this has greater granularity than self capacitance measurements and provides positional information on touches. For this reason, multiple touches can only be determined by mutual capacitance touch data. In Self Capacitance Touch Default mode, if the self capacitance touch processing detects multiple touches, touchscreen processing is skipped until mutual capacitance touch data is available.

Self capacitance and P2P mutual capacitance measurements allow for the detection of touches in extreme cases, such as thick glove touches, when mutual capacitance touch detection alone may miss touches.

- **Display Noise Cancellation** A combination of analog circuitry, hardware noise processing, and firmware that combats display noise without requiring additional listening channels or synchronization to display timing. This enables the use of shieldless touch sensor stacks, including touch-on-lens.
- Noise filtering Hardware noise processing in the capacitive touch engine provides enhanced autonomous
 filtering and allows a broad range of noise profiles to be handled. The result is good performance in the presence
 of LCD noise.
- Processing power The main CPU has two powerful microsequencer coprocessors under its control consuming low power. This system allows the signal acquisition, preprocessing, postprocessing and housekeeping to be partitioned in an efficient and flexible way.
- Interpreting user intention The Microchip hybrid mutual and self capacitance method provides unambiguous
 multitouch performance. Algorithms in the mXT1067TD-AT provide optimized touchscreen position filtering for the
 smooth tracking of touches, responding to a user's intended touches while preventing false touches triggered by
 ambient noise, conductive material on the sensor surface, such as moisture, or unintentional touches from the
 user's resting palm or fingers.

2.0 SCHEMATIC

2.1 128-lead TQFP - I²C Mode



See Section 2.2 "Schematic Notes".

2.2 Schematic Notes

2.2.1 POWER SUPPLY

The sense and I/O pins are supplied by the power rails on the device as listed in Table 2-1. This information is also indicated in "Pin configuration".

TABLE 2-1: POWER SUPPLY FOR SENSE AND I/O PINS

Power Supply	Pins
XVdd	X sense lines
AVdd	Y sense lines, DS0
VddIO	RESET, GPIO <i>n</i> , FSYNC, PSYNC, SDA, SCL, ADDSEL, CHG, DBG_CLK, DBG_DATA, DBG_SS

2.2.2 DECOUPLING CAPACITORS

All decoupling capacitors must be X7R or X5R and placed less than 5 mm away from the pins for which they act as bypass capacitors. Pins of the same type can share a capacitor provided no pin is more than 10 mm from the capacitor.

The schematics on the previous pages show the capacitors required. The parallel combination of capacitors is recommended to give high and low frequency filtering, which is beneficial if the voltage regulators are likely to be some distance from the device (for example, If an active tail design is used). Note that this requires that the voltage regulator supplies for AVdd, Vdd and VddlO are clean and noise free. It also assumes that the track length between the capacitors and on-board power supplies is less than 50 mm.

The number of base capacitors can be reduced if the pinout configuration means that sharing a bypass capacitor is possible (subject to the distance between the pins satisfying the conditions above and there being no routing difficulties).

2.2.3 PULL-UP RESISTORS

The pull-up resistors shown in the schematic are suggested typical values and may be modified to meet the requirements of an individual customer design.

This applies, in particular, to the pull-up resistors on the I^2C SDA and SCL lines (shown on the schematic), as the values of these resistors depend on the speed of the I^2C interface. See Section 12.8 "I2C Specification" for details.

2.2.4 INTERNAL VOLTAGE PUMP

XVdd power can be supplied using an internal voltage pump.

The voltage pump requires one external capacitor:

- EXTCAP2 must be connected to EXTCAP3 via a capacitor (Cd). The capacitor must be placed as close as possible to the EXTCAP*n* pins.
- The capacitor on XVDD should be rated at least 10 V if the voltage doubler is used.

Capacitor Cd should provide a capacitance of 10 nF.

If XVdd voltage doubler is not required:

- Capacitor Cd should be omitted and EXTCAP2 and EXTCAP3 left unconnected.
- XVDD must be connected to VDD.

2.2.5 VDDCORE

VddCore is internally generated from the Vdd power supply. To guarantee stability of the internal voltage regulator, one or more external decoupling capacitors are required.

2.2.6 DRIVEN SHIELD LINE

The driven shield line (DS0) can be used to shield the X/Y sense lines. Specifically, it acts as a driven shield in self capacitance operation. See Section 9.4.3 "Driven Shield Line" for more details.

NOTE DS0 is internally multiplexed to X31. X31 must be configured for use for self capacitance measurements, otherwise DS0 will not be driven and a driven shield cannot be used in the user's design.

2.2.7 MULTIPLE FUNCTION PINS

Some pins may have multiple functions. In this case, only one function can be chosen and the circuit should be designed accordingly.

2.2.8 GPIO PINS

The mXT1067TD-AT has 8 GPIO pins. The pins can be set to be either an input or an output, as required, using the GPIO Configuration T19 object.

If a GPIO pin is unused, it can be left unconnected externally as long as it is given a defined state by the GPIO Configuration T19 object.

By default the GPIO pins are set to be inputs so if a pin is not used, and is left configured as an input, it should be connected to GND through a resistor or else the internal resistor should be pulled up using the GPIO Configuration T19 object. Note that this does not apply if the GPIO pin is shared with a debug line; see Section 2.2.9 "SPI Debug Interface" for advice on how to treat an unused GPIO pin in this case.

Alternatively, the GPIO pin can be set as an output low using the GPIO Configuration T19 object and left open. This second option avoids any problems should the pin accidentally be configured as output high at a later date.

If the GPIO Configuration T19 object is not enabled for use, the GPIO pins cannot be used for GPIO purposes, although any alternative function can still be used.

Some GPIO pins have alternative functions. If an alternative function is used then this takes precedence over the GPIO function and the pin cannot be used as a GPIO pin. In particular:

- GPIO6 cannot be used if the FSYNC function is in use
- · GPIO7 cannot be used if the PSYNC function is in use
- The SPI Debug Interface functionality is shared with some of the GPIO pins. See Section 2.2.9 "SPI Debug Interface" for more details on the SPI Debug Interface and how to handle these pins if they are totally unused.

2.2.9 SPI DEBUG INTERFACE

The DBG_CLK, DBG_DATA and DBG_SS lines form the SPI Debug Interface. These pins should be routed to test points on all designs, such that they can be connected to external hardware during system development and for debug purposes. See also Section 11.1 "SPI Debug Interface".

The debug lines may share pins with other functionality. If the circuit is designed to use the SPI Debug Interface, then any alternative functionality cannot be used. Specifically:

- The DBG_SS line shares functionality with GPIO1, so GPIO1 cannot be used.
- The pull-up resistor for DBG_SS in the schematics is optional and should be present only if the line is used as DBG_SS.

The DBG_CLK, DBG_DATA and DBG_SS lines should not be connected to power or GND. For this reason, where these pins are shared with GPIO pins and they are totally unused (that is, they are not being used as debug or GPIO pins), they should be set as outputs using the GPIO Configuration T19 object.

3.0 TOUCHSCREEN BASICS

3.1 Sensor Construction

A touchscreen is usually constructed from a number of transparent electrodes. These are typically on a glass or plastic substrate. They can also be made using non-transparent electrodes, such as copper or carbon. Electrodes are constructed from Indium Tin Oxide (ITO) or metal mesh. Thicker electrodes yield lower levels of resistance (perhaps tens to hundreds of Ω / square) at the expense of reduced optical clarity. Lower levels of resistance are generally more compatible with capacitive sensing. Thinner electrodes lead to higher levels of resistance (perhaps hundreds to thousands of Ω /square) with some of the best optical characteristics.

Interconnecting tracks can cause problems. The excessive RC time constants formed between the resistance of the track and the capacitance of the electrode to ground can inhibit the capacitive sensing function. In such cases, the tracks should be replaced by screen printed conductive inks (non-transparent) outside the touchscreen viewing area.

3.2 Electrode Configuration

The specific electrode designs used in Microchip touchscreens are the subject of various patents and patent applications. Further information is available on request.

The device supports various configurations of electrodes as summarized in Section 4.0 "Sensor Layout".

3.3 Scanning Sequence

All nodes are scanned in sequence by the device. There is a full parallelism in the scanning sequence to improve overall response time. The nodes are scanned by measuring capacitive changes at the intersections formed between the first X line and all the Y lines. Then the intersections between the next X line and all the Y lines are scanned, and so on, until all X and Y combinations have been measured.

The device can be configured in various ways. It is possible to disable some nodes so that they are not scanned at all. This can be used to improve overall scanning time.

3.4 Touchscreen Sensitivity

3.4.1 ADJUSTMENT

Sensitivity of touchscreens can vary across the extents of the electrode pattern due to natural differences in the parasitic capacitance of the interconnections, control chip, and so on. An important factor in the uniformity of sensitivity is the electrode design itself. It is a natural consequence of a touchscreen pattern that the edges form a discontinuity and hence tend to have a different sensitivity. The electrodes at the far edges do not have a neighboring electrode on one side and this affects the electric field distribution in that region.

A sensitivity adjustment is available for the whole touchscreen. This adjustment is a basic algorithmic threshold that defines when a node is considered to have enough signal change to qualify as being in detect.

3.4.2 MECHANICAL STACKUP

The mechanical stackup refers to the arrangement of material layers that exist above and below a touchscreen. The arrangement of the touchscreen in relation to other parts of the mechanical stackup has an effect on the overall sensitivity of the screen. QMatrix technology has an excellent ability to operate in the presence of ground planes close to the sensor. QMatrix sensitivity is attributed more to the interaction of the electric fields between the transmitting (X) and receiving (Y) electrodes than to the surface area of these electrodes. For this reason, stray capacitance on the X or Y electrodes does not strongly reduce sensitivity.

Front panel dielectric material has a direct bearing on sensitivity. Plastic front panels are usually suitable up to about 4 mm, and glass up to about 8 mm (dependent upon the screen size and layout). The thicker the front panel, the lower the signal-to-noise ratio of the measured capacitive changes and hence the lower the resolution of the touchscreen. In general, glass front panels are near optimal because they conduct electric fields almost twice as easily as plastic panels.

NOTE Care should be taken using ultra-thin glass panels as retransmission effects can occur, which can significantly degrade performance.

4.0 SENSOR LAYOUT

NOTE The specific electrode designs used in Microchip touchscreens are the subject of various patents and patent applications. Further information is available on request.

4.1 Electrodes

The device supports various configurations of touch electrodes as summarized below:


- Touchscreen: 1 touchscreen panel occupies a rectangular matrix of up to 41 X × 26 Y lines maximum (subject to other configurations).
- Keys: Up to 16 keys in an X/Y grid (Key Array), with each node (X/Y intersection) forming a key within the array.

The physical sensor matrix is configured using one or more touch objects. It is not mandatory to have all the allowable touch objects on the device enabled, so objects that are not required can be left disabled (default).

4.2 Sensor Matrix Layout

An example layout is shown in Figure 4-1.

FIGURE 4-1: EXAMPLE LAYOUT



When designing the physical layout of the touch panel, the following rules must be obeyed:

· General layout rules:

- Each touch object should be a regular rectangular shape in terms of the lines it uses.
- X31 is connected internally to the driven shield line (DS0). The driven shield does not function if X31 is not used for self capacitance measurements. X31 must therefore be included within the sensor matrix if the driven shield is used.
- Although each touch object must use a contiguous block of X or Y lines, there can be gaps between the blocks of X and Y lines used for the different touch objects

• Additional layout rules for Multiple Touch Touchscreen T100:

- The Multiple Touch Touchscreen T100 object *must* start at (X0, Y0)
- The Multiple Touch Touchscreen T100 object cannot share an X or Y line with another touch object (for example, a Key Array T15).

© 2018 Microchip Technology Inc.

- The touchscreen must contain a minimum of 3 X lines for mutual capacitance measurements. If Dual X Drive is enabled for use in the Noise Suppression T72 object, the minimum is 4 X lines. If self capacitance measurements are enabled in the Acquisition Configuration T8 object, the minimum is 6 X lines.
- The touchscreen must contain a minimum of 3 Y lines.

• Additional layout rules for Key Array T15:

- The Key Array must occupy higher X and Y lines than those used by the Multiple Touch Touchscreen T100 object.

4.3 Screen Size

Table 4-1 lists some typical screen size and electrode pitch combinations to achieve various aspect ratios.

TABLE 4-1: TYPICAL SCREEN SIZES

			Screen Diagonal (Inches)				
Aspect Ratio	Matrix Size	Node Count	4.5 mm Pitch	5 mm Pitch	5.5 mm Pitch	6 mm Pitch	
Single Touchscreen (1)							
16:10	X = 41, Y = 26	1066	8.6	9.56	10.51	11.47	
16:9	X = 41, Y = 23	943	8.33	9.25	10.18	11.1	
8:3	X = 41, Y = 15	615	7.73	8.59	9.45	10.31	
4:3	X = 35, Y = 26	910	7.72	8.58	9.44	10.3	
1:1	X = 26, Y = 26	676	6.51	7.24	7.96	8.69	

Note 1: The figures given in the table are for a Touchscreen and show the largest node count possible to achieve the desired aspect ratio.


5.0 POWER-UP / RESET REQUIREMENTS

5.1 Power-on Reset

There is an internal Power-on Reset (POR) in the device.

If an external reset is to be used the device must be held in RESET (active low) while the digital (Vdd), analog (AVdd) and digital I/O (VddIO) power supplies are powering up. The supplies must have reached their nominal values before the RESET signal is deasserted (that is, goes high). This is shown in Figure 5-1. See Section 12.2 "Recommended Operating Conditions" for nominal values for the power supplies to the device.

FIGURE 5-1: POWER SEQUENCING ON THE MXT1067TD-AT



Note: When using external RESET at power-up, VddIO must not be enabled after Vdd

It is recommended that customer designs include the capability for the host to control all the maXTouch power supplies and pull the RESET line low.


After power-up, the device typically takes 93 ms before it is ready to start communications.

NOTE Device initialization will not complete until after all the power supplies are present. If any power supply is not present, internal initialization stalls and the device will not communicate with the host.

If the RESET line is released before the AVdd supply has reached its nominal voltage (see Figure 5-2 on page 18), then some additional operations need to be carried out by the host. There are two options open to the host controller:

- Start the part in Deep Sleep mode and then send the command sequence to set the cycle time to wake the part and allow it to run normally. Note that in this case a calibration command is also needed.
- Send a RESET command.

FIGURE 5-2: POWER SEQUENCING ON THE MXT1067TD-AT – LATE RISE ON AVDD



The RESET pin can be used to reset the device whenever necessary. The RESET pin must be asserted low for at least 90 ns to cause a reset. After the host has released the RESET pin, the device typically takes 93 ms before it is ready to start communications. It is recommended to connect the RESET pin to a host controller to allow the host to initiate a full hardware reset without requiring the mXT1067TD-AT to be powered down.

WARNING

The device should be reset only by using the RESET line. If an attempt is made to reset by removing the power from the device without also sending the signal lines low, power will be drawn from the communication and I/O lines and the device will not reset correctly.

Make sure that any lines connected to the device are below or equal to Vdd during power-up. For example, if RESET is supplied from a different power domain to the VDDIO pin, make sure that it is held low when Vdd is off. If this is not done, the RESET signal could parasitically couple power via the RESET pin into the Vdd supply.

NOTE The voltage level on the RESET pin of the device must never exceed VddIO (digital supply voltage).

A software RESET command (using the Command Processor T6 object) can be used to reset the chip. A software reset typically takes 115 ms. After the chip has finished it asserts the CHG line to signal to the host that a message is available. The reset flag is set in the Command Processor T6 object message data to indicate to the host that it has just completed a reset cycle. This bit can be used by the host to detect any unexpected brownout events. This allows the host to take any necessary corrective actions, such as reconfiguration.

NOTE

The CHG line is briefly set (~100 ms) as an input during power-up or reset. It is therefore particularly important that the line should be allowed to float high via the CHG line pull-up resistor during this period. It should never be driven by the host (see Section 12.5.4 "Reset Timings").


At power-on, the device performs a self-test routine (using the Self Test T25 object) to check for shorts that might cause damage to the device.

5.2 Power-up and Reset Sequence – VddIO Enabled after Vdd

The power-up sequence that can be used in applications where VddIO must be powered up after Vdd, is shown in Figure 5-3 on page 19.

In this case the communication interface to the maXTouch device is not driven by the host system. The RESET and CHG pins are connected to VddIO using suitable pull-up resistors. Vdd is powered up, followed by VddIO, no more than 10 ms after Vdd. Due to the pull-up resistors, RESET and CHG will rise with VddIO. The internal POR system ensures reliable boot up of the device and the CHG line will go low approximately 93 ms after Vdd to notify the host that the device is ready to start communication.

FIGURE 5-3: POWER-UP SEQUENCE



5.3 Power-up and Initialization

The device uses a number of different power domains for optimum performance and contains circuitry to interface internal signals crossing between the different domains. There is also circuitry to ensure that the device interface logic will be initialized correctly as the device powers on. Note, however, that this does not negate specific instructions elsewhere in this section about the order that the different supplies should power up. Also, as previously mentioned, RESET should be held low until after all power rails are stable. In addition, the device will not initialize until all the voltage rails have powered up and are present.

If one domain loses power, however (for example, due to a fault or an ESD event), the device should be power-cycled to ensure that the interface logic is once again initialized. It is therefore recommended that customer designs include the capability for the host to control all the maXTouch power supplies and pull the RESET line low.

5.4 Summary

The power-up and reset requirements for the maXTouch devices are summarized in Table 5-1.

TABLE 5-1: POWER-UP AND RESET REQUIREMENTS

Condition	External RESET	VddIO Delay (After Vdd)	AVdd Power-Up	Comments
1	Low at Power-up	0 ms	Before RESET is released	If AVdd bring-up is delayed, then additional actions will be required by the host (see
2	Not driven	<10 ms	Before VddIO	Section 5.1 "Power-on Reset")

© 2018 Microchip Technology Inc.

6.0 DETAILED OPERATION

6.1 Touch Detection

The mXT1067TD-AT allows for both mutual and self capacitance measurements, with the self capacitance measurements being used to augment the mutual capacitance measurements to produce reliable touch information.

When self capacitance measurements are enabled, touch classification is achieved using both mutual and self capacitance touch data. This has the advantage that both types of measurement systems can work together to detect touches under a wide variety of circumstances.

Mutual capacitance touch data is used wherever possible to classify touches as this has greater granularity than self capacitance measurements and provides positional information on touches.

Self capacitance measurements, on the other hand, allow for the detection of single touches in extreme cases, such as single thick glove touches, when touches can only be detected by self capacitance data and may be missed by mutual capacitance touch detection.

6.2 Operational Modes

The device operates in two modes: **Active** (touch detected) and **Idle** (no touches detected). Both modes operate as a series of burst cycles. Each cycle consists of a short burst (during which measurements are taken) followed by an inactive sleep period. The difference between these modes is the length of the cycles. Those in idle mode typically have longer sleep periods. The cycle length is configured using the IDLEACQINT and ACTVACQINT settings in the Power Configuration T7. In addition, an *Active to Idle Timeout* setting is provided.

6.3 Detection Integrator

The device features a touch detection integration mechanism. This acts to confirm a detection in a robust fashion. A counter is incremented each time a touch has exceeded its threshold and has remained above the threshold for the current acquisition. When this counter reaches a preset limit the sensor is finally declared to be touched. If, on any acquisition, the signal is not seen to exceed the threshold level, the counter is cleared and the process has to start from the beginning.

The detection integrator is configured using the appropriate touch objects (Multiple Touch Touchscreen T100, Key Array T15).

6.4 Sensor Acquisition

The charge time is set using the Acquisition Configuration T8 object.

The device combines a number of factors together to arrive at the total acquisition time for one drive line (that is, one X line for mutual capacitance acquisitions or one axis for self capacitance acquisitions), but the maximum time to complete the acquisition must not exceed 2 ms. Furthermore, the total acquisition time for the sensor as a whole must not exceed 250 ms. If either of these conditions are not met, a SIGERR will be reported.

In addition, the following constraints apply: on the mXT1067TD-AT

- The per X line mutual capacitance touch measurement and the per axis self capacitance measurement must not exceed 2 ms
- The high and low pulse periods must not exceed 38.65 μs each. This means that the maximum possible burst
 period is 77.34 μs (that is, a minimum frequency of 12.93 kHz). In addition, the burst period must not be less than
 4 μs (that is, a maximum frequency of 250 kHz).

Unpredictable system behavior might occur if any of the above constraints are not met.

Care should be taken to configure all the objects that can affect the measurement timing so that these limits are not exceeded.

6.5 Calibration

Calibration is the process by which a sensor chip assesses the background capacitance on each node. Nodes are only calibrated on reset and when:

• The node is enabled (that is, activated)

or

- The node is already enabled and one of the following applies:
 - The node is held in detect for longer than the Touch Automatic Calibration setting (TCHAUTOCAL in the Acquisition Configuration T8 object)
 - The signal delta on a node is at least the touch threshold (TCHTHR TCHHYST) in the anti-touch direction, while it meets the criteria in the Touch Recovery Processes that results in a recalibration
 - The host issues a recalibrate command
 - Certain configuration settings are changed

A status message is generated on the start and completion of a calibration.

Note that the device performs a global calibration; that is, all the nodes are calibrated together.

6.6 Digital Filtering and Noise Suppression

The mXT1067TD-AT supports on-chip filtering of the acquisition data received from the sensor. Specifically, the Noise Suppression T72 object provides an algorithm to suppress the effects of noise (for example, from a noisy charger plugged into the user's product). This algorithm can automatically adjust some of the acquisition parameters on-the-fly to filter the Analog-to-Digital Conversions (ADCs) received from the sensor.

Additional noise suppression is provided by the Self Capacitance Noise Suppression T108 object. Similar in both design and configuration to the Noise Suppression T72 object, the Self Capacitance Noise Suppression T108 object is the noise suppression interface for self capacitance touch measurements.

Noise suppression is triggered when a noise source is detected.

- The host driver code can indicate when a noise source is present.
- The noise suppression is also triggered based on the noise levels detected using internal line measurements. The
 Noise Suppression T72 and Self Capacitance Noise Suppression T108 object selects the appropriate controls to
 suppress the noise present in the system.

6.7 EMC Reduction

The mXT1067TD-AT has various mechanisms that help reduce EMC emissions and ensure that the user's product operates within the desired EMC limits:

- Spread spectrum Varies the burst frequency on each measurement pulse to spread the EMC energy over the frequency domain.
- Configurable voltage reference mode Allows for the selection of voltage swing of the self capacitance measurements.
- Configurable wave shaping Control of the voltage modulation on self capacitance scans allows wave shaping
 of the edge for EMC harmonic control.

These features are configured using the CTE Configuration T46, Self Capacitance Voltage Modulation T133 and Self Capacitance Global Configuration T109 objects.

6.8 Shieldless Support and Display Noise Suppression

The mXT1067TD-AT can support shieldless sensor design even with a noisy LCD.

The Optimal Integration feature is not filtering as such, but enables the user to use a shorter integration window. The integration window optimizes the amount of charge collected against the amount of noise collected, to ensure an optimal SNR. This feature also benefits the system in the presence of an external noise source. This feature is configured using the Shieldless T56 object.

Display noise suppression allows the device to overcome display noise simultaneously with external noise. This feature is based on filtering provided by the Lens Bending T65 object (see Section 6.11 "Lens Bending").

6.9 Retransmission Compensation

The device can limit the undesirable effects on the mutual capacitance touch signals caused by poor device coupling to ground, such as poor sensitivity and touch break-up. This is achieved using the Retransmission Compensation T80 object. This object can be configured to allow the touchscreen to compensate for signal degradation due to these undesirable effects. If self capacitance measurements are also scheduled, the Retransmission Compensation T80 object will use the resultant data to enhance the compensation process.

The Retransmission Compensation T80 object is also capable of compensating for water presence on the sensor if self capacitance measurements are scheduled. In this case, both mutual capacitance and self capacitance measurements are used to detect moisture and then, once moisture is detected, self capacitance measurements are used to detect single touches in the presence of moisture.

6.10 Grip Suppression

The device has grip suppression functionality to suppress false detections from a user's grip.

Self Capacitance grip suppression works by looking for characteristic shapes in the self capacitance measurement along the touchscreen boundary, and thereby distinguishing between a grip and a touch further into the sensor. Self capacitance grip suppression is configured using the Self Capacitance Grip Suppression T112 object.

6.11 Lens Bending

The device supports algorithms to eliminate disturbances from the measured signal.

When the sensor suffers from the screen deformation (lens bending) the signal values acquired by normal procedure are corrupted by the disturbance component (bend). The amount of bend depends on:

- · The mechanical and electrical characteristics of the sensor
- The amount and location of the force applied by the user touch to the sensor

The Lens Bending T65 object measures the bend component and compensates for any distortion caused by the bend. As the bend component is primarily influenced by the user touch force, it can be used as a secondary source to identify the presence of a touch. The additional benefit of the Lens Bending T65 object is that it will eliminate LCD noise as well.

6.12 Glove Detection

The device has glove detection algorithms that process the measurement data received from the touchscreen classifying touches as potential gloved touches.

The Glove Detection T78 object is used to detect glove touches. In Normal Mode the Glove Detection T78 object applies vigorous glove classification to small signal touches to minimize the effect of unintentional hovering finger reporting. Once a gloved touch is found, the Glove Detection T78 object enters Glove Confidence Mode. In this mode the device expects the user to be wearing gloves so the classification process is much less stringent.

6.13 Unintentional Touch Suppression

The Touch Suppression T42 object provides a mechanism to suppress false detections from unintentional touches from a large body area, such as from a face, ear or palm. The Touch Suppression T42 object also provides Maximum Touch Suppression to suppress all touches if more than a specified number of touches has been detected. There is one instance of the Touch Suppression T42 object for each Multiple Touch Touchscreen T100 object present on the device.

6.14 Adjacent Key Suppression Technology

Adjacent Key Suppression (AKS) technology is a patented method used to detect which touch object (Multiple Touch Touchscreen T100 or Key Array T15) is touched, and to suppress touches on the other touch objects, when touch objects are located close together.

The device has two levels of AKS:

• The first level works between the touch objects (Multiple Touch Touchscreen T100 and Key Array T15). The touch objects are assigned to AKS groups. If a touch occurs within one of the touch objects in a group, then touches within other objects inside that group are suppressed. For example, if a touchscreen and a Key Array are placed in the same AKS group, then a touch in the touchscreen will suppress touches in the Key Array, and vice versa. Objects can be in more than one AKS group.

The second level of AKS is internal AKS within an individual Key Array object. If internal AKS is enabled, then when one key is touched, touches on all the other keys within the Key Array are suppressed. Note that internal AKS is not present on other types of touch objects.					

7.0 HOST COMMUNICATIONS

Communication between the mXT1067TD-AT and the host is achieved using the I²C interface.

7.1 I²C Address Selection – ADDSEL Pin

The I²C address is selected by connecting the ADDSEL pin according to Table 7-1.

TABLE 7-1: I²C ADDRESS SELECTION

ADDSEL	I ² C Address
Connected to GND	0x4A
Pulled up to VddIO (1)	0x4B

Note 1: Requires a pull-up resistor; see Section 2.0 "Schematic"

8.0 I²C COMMUNICATIONS

Communication with the device is carried out over the I²C interface.

The I²C interface is used in conjunction with the $\overline{\text{CHG}}$ line. The $\overline{\text{CHG}}$ line going active signifies that a new data packet is available. This provides an interrupt-style interface and allows the device to present data packets when internal changes have occurred. See Section 8.6 "CHG Line" for more information.

8.1 I²C Addresses

The device supports two I^2C device addresses that are selected using the ADDSEL line at startup. The two internal I^2C device addresses are 0x4A and 0x4B. The selection of the address (and the communication mode) is described in Section 7.1 " I^2C Address Selection – ADDSEL Pin".

The I²C address is shifted left to form the SLA+W or SLA+R address when transmitted over the I²C interface, as shown in Table 8-1.

TABLE 8-1: FORMAT OF AN I²C ADDRESS

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	Address: 0x4A or 0x4B						


8.2 Writing To the Device

A WRITE cycle to the device consists of a START condition followed by the I²C address of the device (SLA+W). The next two bytes are the address of the location into which the writing starts. The first byte is the Least Significant Byte (LSByte) of the address, and the second byte is the Most Significant Byte (MSByte). This address is then stored as the address pointer.

Subsequent bytes in a multi-byte transfer form the actual data. These are written to the location of the address pointer, location of the address pointer + 1, location of the address pointer + 2, and so on. The address pointer returns to its starting value when the WRITE cycle STOP condition is detected.

Figure 8-1 shows an example of writing four bytes of data to contiguous addresses starting at 0x1234.

FIGURE 8-1: EXAMPLE OF A FOUR-BYTE WRITE STARTING AT ADDRESS 0x1234




8.3 I²C Writes in Checksum Mode

In I^2C checksum mode an 8-bit CRC is added to all I^2C writes. The CRC is sent at the end of the data write as the last byte before the STOP condition. All the bytes sent are included in the CRC, including the two address bytes. Any command or data sent to the device is processed even if the CRC fails.

To indicate that a checksum is to be sent in the write, the most significant bit of the MSByte of the address is set to 1. For example, the I^2C command shown in Figure 8-2 writes a value of 150 (0x96) to address 0x1234 with a checksum. The address is changed to 0x9234 to indicate checksum mode.

FIGURE 8-2: EXAMPLE OF A WRITE TO ADDRESS 0x1234 WITH A CHECKSUM



© 2018 Microchip Technology Inc. DS40001891G-page 25

8.4 Reading From the Device

Two I^2C bus activities must take place to read from the device. The first activity is an I^2C write to set the address pointer (LSByte then MSByte). The second activity is the actual I^2C read to receive the data. The address pointer returns to its starting value when the read cycle NACK is detected.


It is not necessary to set the address pointer before every read. The address pointer is updated automatically after every read operation. The address pointer will be correct if the reads occur in order. In particular, when reading multiple messages from the Message Processor T5 object, the address pointer is automatically reset to allow continuous reads (see Section 8.5 "Reading Status Messages with DMA").

The WRITE and READ cycles consist of a START condition followed by the I²C address of the device (SLA+W or SLA+R respectively). Note that in this mode, calculating a checksum of the data packets is not supported.


Figure 8-3 shows the I²C commands to read four bytes starting at address 0x1234.

FIGURE 8-3: EXAMPLE OF A FOUR-BYTE READ STARTING AT ADDRESS 0x1234

Set Address Pointer



Read Data



8.5 Reading Status Messages with DMA


The device facilitates the easy reading of multiple messages using a single continuous read operation. This allows the host hardware to use a Direct Memory Access (DMA) controller for the fast reading of messages, as follows:

- 1. The host uses a write operation to set the address pointer to the start of the Message Count T44 object, if necessary. Note that the STOP condition at the end of the read resets the address pointer to its initial location, so it may already be pointing at the Message Count T44 object following a previous message read. If a checksum is required on each message, the most significant bit of the MSByte of the read address must be set to 1.
- 2. The host starts the read operation of the message by sending a START condition.
- 3. The host reads the Message Count T44 object (one byte) to retrieve a count of the pending messages.
- 4. The host calculates the number of bytes to read by multiplying the message count by the size of the Message Processor T5 object. Note that the host should have already read the size of the Message Processor T5 object in its initialization code.
 - Note that the size of the Message Processor T5 object as recorded in the Object Table includes a checksum byte. If a checksum has not been requested, one byte should be deducted from the size of the object. That is: number of bytes = count \times (size 1).
- 5. The host reads the calculated number of message bytes. It is important that the host does *not* send a STOP condition during the message reads, as this will terminate the continuous read operation and reset the address pointer. No START and STOP conditions must be sent between the messages.
- The host sends a STOP condition at the end of the read operation after the last message has been read. The NACK condition immediately before the STOP condition resets the address pointer to the start of the Message Count T44 object.

Figure 8-4 shows an example of using a continuous read operation to read three messages from the device without a checksum. Figure 8-5 on page 28 shows the same example with a checksum.

FIGURE 8-4: CONTINUOUS MESSAGE READ EXAMPLE – NO CHECKSUM

Set Address Pointer








FIGURE 8-5: CONTINUOUS MESSAGE READ EXAMPLE – I²C CHECKSUM MODE

Set Address Pointer





There are no checksums added on any other I^2C reads. An 8-bit CRC can be added, however, to all I^2C writes, as described in Section 8.3 " I^2C Writes in Checksum Mode".

An alternative method of reading messages using the CHG line is given in Section 8.6 "CHG Line".

8.6 CHG Line


The CHG line is an active-low, open-drain output that is used to alert the host that a new message is available in the Message Processor T5 object. This provides the host with an interrupt-style interface with the potential for fast response times. It reduces the need for wasteful I²C communications.

The CHG line should always be configured as an input on the host during normal usage. This is particularly important after power-up or reset (see Section 5.0 "Power-up / Reset Requirements").

A pull-up resistor is required to VddIO (see Section 2.0 "Schematic").

The $\overline{\text{CHG}}$ line operates in two modes when it is used with I²C communications, as defined by the Communications Configuration T18 object.

FIGURE 8-6: CHG LINE MODES FOR I²C-COMPATIBLE TRANSFERS



In Mode 0 (edge-triggered operation):

- 1. The CHG line goes low to indicate that a message is present.
- 2. The CHG line goes high when the first byte of the first message (that is, its report ID) has been sent and acknowledged (ACK sent) and the next byte has been prepared in the buffer.
- 3. The STOP condition at the end of an I²C transfer causes the CHG line to stay high if there are no more messages. Otherwise the CHG line goes low to indicate a further message.

Note that Mode 0 also allows the host to continually read messages by simply continuing to read bytes back without issuing a STOP condition. Message reading should end when a report ID of 255 ("invalid message") is received. Alternatively the host ends the transfer by sending a NACK after receiving the last byte of a message, followed by a STOP condition. If there is another message present, the $\overline{\text{CHG}}$ line goes low again, as in step 1. In this mode the state of the $\overline{\text{CHG}}$ line does not need to be checked during the I 2 C read.

In Mode 1 (level-triggered operation):

- 1. The CHG line goes low to indicate that a message is present.
- 2. The CHG line remains low while there are further messages to be sent after the current message.
- 3. The CHG line goes high again only once the first byte of the last message (that is, its report ID) has been sent and acknowledged (ACK sent) and the next byte has been prepared in the output buffer.

Mode 1 allows the host to continually read the messages until the CHG line goes high, and the state of the CHG line determines whether or not the host should continue receiving messages from the device.

NOTE The state of the CHG line should be checked only between messages and not between the bytes of a message. The precise point at which the CHG line changes state cannot be predicted and so the state of the CHG line cannot be guaranteed between bytes.

The Communications Configuration T18 object can be used to configure the behavior of the CHG line. In addition to the CHG line operation modes described above, this object allows direct control over the state of the CHG line.

8.7 SDA and SCL

The I²C bus transmits data and clock with SDA and SCL, respectively. These are open-drain. The device can only drive these lines low or leave them open. The termination resistors (Rp) pull the line up to VddIO if no I²C device is pulling it down.

The termination resistors should be chosen so that the rise times on SDA and SCL meet the I^2C specifications for the interface speed being used, bearing in mind other loads on the bus. For best latency performance, it is recommended that no other devices share the I^2C bus with the maXTouch controller.

© 2018 Microchip Technology Inc.

8.8 Clock Stretching

The device supports clock stretching in accordance with the I^2C specification. It may also instigate a clock stretch if a communications event happens during a period when the device is busy internally. The maximum clock stretch is 2 ms and typically less than 350 μ s.

The device has an internal bus monitor that can reset the internal I^2C hardware if either SDA or SCL is stuck low for more than 200 ms. This means that if a prolonged clock stretch of more than 200 ms is seen by the device, then any ongoing transfers with the device may be corrupted.

The bus monitor is enabled or disabled using the Communications Configuration T18 object.

9.0 PCB DESIGN CONSIDERATIONS

9.1 Introduction

The following sections give the design considerations that should be adhered to when designing a PCB layout for use with the mXT1067TD-AT. Of these, power supply and ground tracking considerations are the most critical.

By observing the following design rules, and with careful preparation for the PCB layout exercise, designers will be assured of a far better chance of success and a correctly functioning product.

9.2 Printed Circuit Board

Microchip recommends the use of a four-layer printed circuit board for mXT1067TD-AT applications. This, together with careful layout, will ensure that the board meets relevant EMC requirements for both noise radiation and susceptibility, as laid down by the various national and international standards agencies.

9.2.1 PCB CLEANLINESS

Modern no-clean-flux is generally compatible with capacitive sensing circuits.

CAUTION!

If a PCB is reworked to correct soldering faults relating to any device, or to any associated traces or components, be sure that you fully understand the nature of the flux used during the rework process. Leakage currents from hygroscopic ionic residues can stop capacitive sensors from functioning. If you have any doubts, a thorough cleaning after rework may be the only safe option.

9.3 Power Supply

9.3.1 SUPPLY QUALITY

While the device has good Power Supply Rejection Ratio properties, poorly regulated and/or noisy power supplies can significantly reduce performance.

Particular care should be taken of the AVdd supply, as it supplies the sensitive analog stages in the device.

9.3.2 SUPPLY RAILS AND GROUND TRACKING

Power supply and clock distribution are the most critical parts of any board layout. Because of this, it is advisable that these be completed before any other tracking is undertaken. After these, supply decoupling, and analog and high speed digital signals should be addressed. Track widths for all signals, especially power rails should be kept as wide as possible in order to reduce inductance.

The Power and Ground planes themselves can form a useful capacitor. Flood filling for either or both of these supply rails, therefore, should be used where possible. It is important to ensure that there are no floating copper areas remaining on the board: all such areas should be connected to the ground plane. The flood filling should be done on the outside layers of the board.

9.3.3 POWER SUPPLY DECOUPLING

Decoupling capacitors should be fitted as specified in Section 2.2 "Schematic Notes".

The decoupling capacitors must be placed as close as possible to the pin being decoupled. The traces from these capacitors to the respective device pins should be wide and take a straight route. They should be routed over a ground plane as much as possible. The capacitor ground pins should also be connected directly to a ground plane.

Surface mounting capacitors are preferred over wire-leaded types due to their lower ESR and ESL. It is often possible to fit these decoupling capacitors underneath and on the opposite side of the PCB to the digital ICs. This will provide the shortest tracking, and most effective decoupling possible.

9.3.4 VOLTAGE PUMP


The traces for the voltage pump capacitor between EXTCAP2 and EXTCAP3 (Cd on the schematic in Section 2.0 "Schematic") should be kept as short and as wide as possible for best pump performance. They should also be routed as parallel and as close as possible to each other in order to reduce emissions, and ideally the traces should be the same length.

9.4 Voltage Regulators

Each supply rail requires a Low Drop-Out (LDO) voltage regulator, although an LDO can be shared where supply rails share the same voltage level.

Figure 9-1 shows an example circuit for an LDO.

FIGURE 9-1: EXAMPLE LDO CIRCUIT



An LDO regulator should be chosen that provides adequate output capability, low noise, good load regulation and step response. The voltage regulators listed in Table 9-1 have been tested and found to work well with maXTouch devices. If it is desired to use an alternative LDO, however, certain performance criteria should be verified before using the device. These are:

- Stable with high value multi-layer ceramic capacitors on the output
- Low output noise ideally less than 100 μV_{RMS} over the range 10 Hz to 1 MHz
- Good load transient response this should be less than 35 mV peak when a load step change of 100 mA is applied at the device output terminal
- No-load stable Some LDOs become unstable if the output current falls below a certain minimum. If this is the
 case, then this minimum must be lower than the minimum current consumed by the mXT1067TD-AT (for example,
 in deep sleep).

TABLE 9-1: SUITABLE LDO REGULATORS

Manufacturer	Device	Current Rating (mA)
Microchip Technology Inc.	MCP1824	300
Microchip Technology Inc.	MCP1824S	300
Microchip Technology Inc.	MAQ5300	300
Microchip Technology Inc.	MCP1725	500
Analog Devices	ADP122/ADP123	300
Diodes Inc.	AP2125	300
Diodes Inc.	AP7335	300
Linear Technology	LT1763CS8-3.3	500
NXP	LD6836	300
Texas Instruments	LP3981	300

Note:

Some manufacturers claim that minimal or no capacitance is required for correct regulator operation. However, in all cases, a minimum of a 1.0 µF ceramic, low ESR capacitor at the input and output of these devices should be used. The manufacturer's datasheets should always be referred to when selecting capacitors for these devices and the typical recommended values, types and dielectrics adhered to.

9.4.1 SINGLE SUPPLY OPERATION

When designing a PCB for an application using a single LDO, extra care should be taken to ensure short, low inductance traces between the supply and the touch controller supply input pins. Ideally, tracking for the individual supplies should be arranged in a star configuration, with the LDO at the junction of the star. This will ensure that supply current variations or noise in one supply rail will have minimum effect on the other supplies. In applications where a ground plane is not practical, this same star layout should also apply to the power supply ground returns.

Only regulators with a 300 mA or greater rating can be used in a single-supply design.

Refer to the following application note for more information:

Application Note: MXTAN0208 – Design Guide for PCB Layouts for maXTouch Touch Controllers

9.4.2 MULTIPLE VOLTAGE REGULATOR SUPPLY

The AVdd supply stability is critical for the device because this supply interacts directly with the analog front end. If noise problems exist when using a single LDO regulator, Microchip recommends that AVdd is supplied by a regulator that is separate from the digital supply. This reduces the amount of noise injected into the sensitive, low signal level parts of the design.

9.4.3 DRIVEN SHIELD LINE


The driven shield line can be used to provide a guard track that serves as Ground in mutual capacitance operation and as a driven shield in self capacitance operation.

The guard track must be routed between the X and Y tracks, as well as between the X/Y tracks and Ground. It should be fairly wide to avoid X-to-Y coupling in mutual capacitance operation, as the guard track will act as Ground in this circumstance.

A guard track is also needed between any self capacitance X/Y lines and mutual capacitance only X/Y lines (for example, between Multiple Touch Touchscreen T100 and Key Array T15 lines).

NOTE DS0 is internally multiplexed to X31. X31 must be configured for use for self capacitance measurements, otherwise DS0 will not be driven and a driven shield cannot be used in the user's design.

FIGURE 9-2: EXAMPLE DRIVEN SHIELD ROUTING



NOTE: Sample touchscreen for illustrative purposes only. The number of X/Y lines available on any given device might differ from that shown here. Similarly, the routing of the X/Y lines shown should not be taken as indicative of any preferred layout and the user's layout may vary.

9.4.4 ESD GROUND ROUTING

To avoid damage due to ESD strikes, the outermost track on the sensor should be an ESD ground (see Figure 9-2 on page 33). Like the driven shield, this should completely surround the sensor but with an overlap at the top rather than forming a complete loop.

To avoid electromagnetic induction of currents into the driven shield trace, a minimum separation of 0.3 mm should be maintained between the ESD GND trace and the Driven Shield.

The ESD ground traces should be connected to a dedicated ground trace in the PCB, and routed such that ESD strike currents do not flow under or close to the touch controller or the connecting wiring between it and the touchscreen array. The ESD ground should be connected in to the main system ground at a star point at the main GND connection to the PCB.

See also:

MXTAN0208 – Design guide for PCB Layouts for Atmel Touch Controllers

9.5 Analog I/O

In general, tracking for the analog I/O signals from the device should be kept as short as possible. These normally go to a connector which interfaces directly to the touchscreen.

Ensure that adequate ground-planes are used. An analog ground plane should be used in addition to a digital one. Care should be taken to ensure that both ground planes are kept separate and are connected together only at the point of entry for the power to the PCB. This is usually at the input connector.

9.6 Component Placement and Tracking

It is important to orient all devices so that the tracking for important signals (such as power and clocks) are kept as short as possible.

9.6.1 DIGITAL SIGNALS

In general, when tracking digital signals, it is advisable to avoid sharp directional changes on sensitive signal tracks (such as analog I/O) and any clock or crystal tracking.

A good ground return path for all signals should be provided, where possible, to ensure that there are no discontinuities.

9.7 EMC and Other Observations

The following recommendations are not mandatory, but may help in situations where particularly difficult EMC or other problems are present:

- Try to keep as many signals as possible on the inside layers of the board. If suitable ground flood fills are used on
 the top and bottom layers, these will provide a good level of screening for noisy signals, both into and out of the
 PCB.
- Ensure that the on-board regulators have sufficient tracking around and underneath the devices to act as a heatsink. This heatsink will normally be connected to the 0 V or ground supply pin. Increasing the width of the copper tracking to any of the device pins will aid in removing heat. There should be no solder mask over the copper track underneath the body of the regulators.
- Ensure that the decoupling capacitors, especially high capacity ceramic type, have the requisite low ESR, ESL and good stability/temperature properties. Refer to the regulator manufacturer's datasheet for more information.

10.0 GETTING STARTED WITH MXT1067TD-AT/MXT1067TD-AB

10.1 Establishing Contact

10.1.1 COMMUNICATION WITH THE HOST

The host can use the following interface to communicate with the device:

• I²C interface (see Section 8.0 "I2C Communications")

10.1.2 POWER-UP SEQUENCE

On power-up, the $\overline{\text{CHG}}$ line goes low to indicate that there is new data to be read from the device. If the $\overline{\text{CHG}}$ line does not go low, there is a problem with the device.

Once the $\overline{\text{CHG}}$ line goes low, the host should attempt to read the first 7 bytes of memory from location 0x00 to establish that the device is present and running following power-up.

A checksum check is performed on the configuration settings held in the non-volatile memory. If the checksum does not match a stored copy of the last checksum, then this indicates that the settings have become corrupted. The host should write a correct configuration to the device if the read checksum does not match the expected checksum, or if the configuration error bit in the message data from the Command Processor T6 object is set.

10.2 Using the Object Protocol

The device has an object-based protocol that is used to communicate with the device. Typical communication includes configuring the device, sending commands to the device, and receiving messages from the device.

The host must perform the following initialization so that it can communicate with the device:

- 1. Read the start positions of all the objects in the device from the Object Table and build up a list of these addresses.
- 2. Use the Object Table to calculate the report IDs so that messages from the device can be correctly interpreted.

10.2.1 CLASSES OF OBJECTS

The mXT1067TD-AT contains the following classes of objects:

- Debug objects provide a raw data output method for development and testing.
- General objects required for global configuration, transmitting messages and receiving commands.
- Touch objects operate on measured signals from the touch sensor and report touch data.
- Signal processing objects process data from other objects (typically signal filtering operations).
- **Support objects** provide additional functionality on the device.

10.2.2 OBJECT INSTANCES

TABLE 10-1: OBJECTS ON THE MXT1067TD-AT

Object	Description	Number of Instances	Usage	
Debug Objects				
Diagnostic Debug T37	Allows access to diagnostic debug data to aid development.	1	Debug commands only. No configuration/tuning necessary. Not for use in production.	
General Objects				
Message Processor T5	Handles the transmission of messages. This object holds a message in its memory space for the host to read.	1	No configuration necessary.	
Command Processor T6	Performs a command when written to. Commands include reset, calibrate and backup settings.	1	No configuration necessary.	

TABLE 10-1: OBJECTS ON THE MXT1067TD-AT (CONTINUED)

Object	Description	Number of Instances	Usage
Power Configuration T7	Controls the sleep mode of the device. Power consumption can be lowered by controlling the acquisition frequency and the sleep time between acquisitions.	1	Must be configured before use.
Acquisition Configuration T8	Controls how the device takes each capacitive measurement.	1	Must be configured before use.
Touch Objects			
Key Array T15	Defines a rectangular array of keys. A Key Array T15 object reports simple on/off touch information.	1	Enable and configure as required.
Multiple Touch Touchscreen T100	Creates a Touchscreen that supports the tracking of more than one touch.	1	Enable and configure as required.
Signal Processing Objects			
Key Thresholds T14	Allows different thresholds to be specified for each key in a Key Array.	1	Configure as required.
One-touch Gesture Processor T24	Operates on the data from a Touchscreen object. A One-touch Gesture Processor T24 converts touches into one-touch finger gestures (for example, taps, double taps and drags).	1	Enable and configure as required.
Two-touch Gesture Processor T27	Operates on the data from a One-touch Gesture Processor T24 object. A Two-touch Gesture Processor T27 converts touches into two-touch finger gestures (for example, pinches, stretches and rotates).	1	Enable and configure as required.
Touch Suppression T42	Suppresses false detections caused by unintentional large touches by the user.	1	Enable and configure as required.
Shieldless T56	Allows a sensor to use true single-layer coplanar construction.	1	Enable and configure as required.
Lens Bending T65	Compensates for lens deformation (lens bending) by attempting to eliminate the disturbance signal from the reported deltas.	3	Enable and configure as required.
Noise Suppression T72	Performs various noise reduction techniques during sensor signal acquisition.	1	Enable and configure as required.
Glove Detection T78	Allows for the reporting of glove touches.	1	Enable and configure as required.
Retransmission Compensation T80	Limits the negative effects on touch signals caused by poor device coupling to ground or moisture on the sensor.	1	Enable and configure as required.
Self Capacitance Noise Suppression T108	Suppresses the effects of external noise within the context of self capacitance touch measurements.	1	Enable and configure as required.
Self Capacitance Grip Suppression T112	Allows touches to be reported from the self capacitance measurements while the device is being gripped.	1	Enable and configure as required.
Support Objects			
Communications Configuration T18	Configures additional communications behavior for the device.	1	Check and configure as necessary.
GPIO Configuration T19	Allows the host controller to configure and use the general purpose I/O pins on the device.	1	Enable and configure as required.

TABLE 10-1: OBJECTS ON THE MXT1067TD-AT (CONTINUED)

Object	Description	Number of Instances	Usage		
Self Test T25	Configures and performs self-test routines to find faults on a touch sensor.	1	Configure as required for pin test commands.		
User Data T38	Provides a data storage area for user data.	es a data storage area for user data. 1			
Message Count T44	Provides a count of pending messages.	1	Read-only object.		
CTE Configuration T46	Controls the capacitive touch engine for the device.	1	Must be configured.		
Timer T61	Provides control of a timer.	6	Enable and configure as required.		
Dynamic Configuration Controller T70	Allows rules to be defined that respond to system events.	20	Enable and configure as required.		
Dynamic Configuration Container T71	Allows the storage of user configuration on the device that can be selected at runtime based on rules defined in the Dynamic Configuration Controller T70 object.	evice that can be selected at runtime d on rules defined in the Dynamic			
Touch Event Trigger T79	Configures touch triggers for use with the event handler.		Enable and configure as required.		
Auxiliary Touch Configuration T104	Allows the setting of self capacitance gain and thresholds for a particular measurement to generate auxiliary touch data for use by other objects.		Enable and configure if using self capacitance measurements		
Self Capacitance Global Configuration T109	Provides configuration for self capacitance measurements employed on the device.	1	Check and configure as required (if using self capacitance measurements).		
Self Capacitance Tuning Parameters T110	Provides configuration space for a generic set of settings for self capacitance measurements.				
Self Capacitance Configuration T111	Provides configuration for self capacitance measurements employed on the device.				
Self Capacitance Measurement Configuration T113	Configures self capacitance measurements to generate data for use by other objects.				
Self Capacitance Voltage Modulation T133	Controls the voltage modulation on self capacitance scans.	2	Enable and configure as required.		

10.2.3 CONFIGURING AND TUNING THE DEVICE

The objects are designed such that a default value of zero in their fields is a "safe" value that typically disables functionality. The objects must be configured before use and the settings written to the non-volatile memory using the Command Processor T6 object.

Perform the following actions for each object:

- 1. Enable the object, if the object requires it.
- 2. Configure the fields in the object, as required.
- 3. Enable reporting, if the object supports messages, to receive messages from the object.

10.3 Writing to the Device

The following mechanisms can be used to write to the device:

• Using an I²C write operation (see Section 8.2 "Writing To the Device").

Communication with the device is achieved by writing to the appropriate object:

• To send a command to the device, an appropriate command is written to the Command Processor T6 object.

 To configure the device, a configuration parameter is written to the appropriate object. For example, writing to the Power Configuration T7 configures the power consumption for the device and writing to the touchscreen Multiple Touch Touchscreen T100 object sets up the touchscreen. Some objects are optional and need to be enabled before use.

IMPORTANT!

When the host issues any command within an object that results in a flash write to the device Non-Volatile Memory (NVM), that object should have its CTRL RPTEN bit set to 1, if it has one. This ensures that a message from the object writing to the NVM is generated at the completion of the process and an assertion of the CHG line is executed.

The host must also ensure that the assertion of the $\overline{\text{CHG}}$ line refers to the expected object report ID before asserting the $\overline{\text{RESET}}$ line to perform a reset. Failure to follow this guidance may result in a corruption of device configuration area and the generation of a CFGERR.

10.4 Reading from the Device

Status information is stored in the Message Processor T5 object. This object can be read to receive any status information from the device. The following mechanisms provide an interrupt-style interface for reading messages in the Message Processor T5 object:

 The CHG line is asserted whenever a new message is available in the Message Processor T5 object (see Section 8.6 "CHG Line"). See Section 8.4 "Reading From the Device" for information on the format of the I²C read operation.

Note that the host should always wait to be notified of messages. The host should not poll the device for messages.

11.0 DEBUGGING AND TUNING

11.1 SPI Debug Interface

The SPI Debug Interface is used for tuning and debugging when running the system and allows the development engineer to use Microchip maXTouch Studio to read the real-time raw data. This uses the low-level debug port.

The SPI Debug Interface consists of the DBG_SS, DBG_CLK, and DBG_DATA lines. It is recommended that these pins are routed to test points on all designs such that they can be connected to external hardware during system development. These lines should not be connected to power or GND. See Section 2.2.9 "SPI Debug Interface" for more details.

The SPI Debug Interface is enabled by the Command Processor T6 object and by default will be off.

NOTE

The touch controller will take care of the pin configuration. When the DBG_SS, DBG_CLK, and DBG_DATA lines are in use for debugging, any alternative function for the pins cannot be used.

11.2 Object-based Protocol

The device provides a mechanism for obtaining debug data for development and testing purposes by reading data from the Diagnostic Debug T37 object.

NOTE

The Diagnostic Debug T37 object is of most use for simple tuning purposes. When debugging a design, it is preferable to use the SPI Debug Interface, as this will have a much higher bandwidth and can provide real-time data.

11.3 Self Test

There is a Self Test T25 object that runs self-test routines in the device to find hardware faults on the sense lines and the electrodes. This object also performs an initial pin fault test on power-up to ensure that there is no pin short (X-to-Y, or sense pin to power or GND) before the high-voltage supply is enabled inside the chip. A high-voltage short on the sense lines could damage the device.

In addition to one-off hardware tests, the Self Test T25 object can also provide continuous monitoring of the health of the device while it is in operation. A periodic test can be run at a user-specified interval and reports pass and/or fail messages (as determined by the device configuration). Reporting is achieved either by standard Self Test T25 object protocol messages or by a dedicated hardware GPIO pin, configured using the GPIO Configuration T19 object.

12.0 SPECIFICATIONS

12.1 Absolute Maximum Specifications

Vdd	3.6V
VddIO	3.6V
AVdd	3.6V
Maximum continuous combined pin current, all GPIOn pins	60 mA
Voltage forced onto any pin	-0.3 V to Vdd/VddIO/AVdd + 0.3 V
Configuration parameters maximum writes	10,000
Maximum junction temperature	125°C

CAUTION!

Stresses beyond those listed under *Absolute Maximum Specifications* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum specification conditions for extended periods may affect device reliability.

12.2 Recommended Operating Conditions

Operating temperature	mXT1067TD-AT: -40°C to +85°C (Grade 3)
	mXT1067TD-AB: -40°C to +105°C (Grade 2)
Storage temperature	−60°C to +150°C
Vdd	3.3 V ±5%
VddIO	3.3 V ±5%
AVdd	3.3 V ±5%
XVdd with internal voltage doubler enabled	2 x Vdd
XVdd with internal voltage doubler disabled	Connected to Vdd (3.3 V ±5%)
Temperature slew rate	10°C/min

12.2.1 DC CHARACTERISTICS

12.2.1.1 Analog Voltage Supply – AVdd

Parameter	Min	Тур	Max	Units	Notes
AVdd					
Operating limits	3.14	3.3	3.47	V	
Supply Rise Rate	-	_	0.036	V/µs	For example, for a 3.3 V rail, the voltage should take a minimum of 92 µs to rise

12.2.1.2 Digital Voltage Supply – VddIO, Vdd

Parameter	Min	Тур	Max	Units	Notes	
VddIO						
Operating limits	3.14	3.3	3.47	V		
Supply Rise Rate	-	-	0.036	V/µs	For example, for a 3.3 V rail, the voltage should take a minimum of 92 µs to rise	
Vdd						
Operating limits	3.14	3.3	3.47	V		
Supply Rise Rate	-	-	0.036	V/µs	For example, for a 3.3 V rail, the voltage should take a minimum of 92 µs to rise	
Supply Fall Rate	-	-	0.05	V/µs	For example, for a 3.3 V rail, the voltage should take a minimum of 66 µs to fall	

12.2.1.3 XVdd Voltage Supply – XVdd

Parameter	Min	Тур	Max	Units	Notes
XVdd					
Operating limits – voltage doubler enabled		2 × Vdd	-	V	
Operating limits – voltage doubler disabled	_	Vdd	_	V	

12.2.2 POWER SUPPLY RIPPLE AND NOISE

Parameter	Min	Тур	Max	Units	Notes
Vdd	_	_	±50	mV	Across frequency range 1 Hz to 1 MHz
AVdd	_	_	±40	mV	Across frequency range 1 Hz to 1 MHz, with Noise Suppression enabled

12.3 Test Configuration

The configuration values listed below were used in the reference unit to validate the interfaces and derive the characterization data provided in the following sections.

TABLE 12-1: TEST CONFIGURATION

Object/Parameter	Description/Setting (Numbers in Decimal)
Acquisition Configuration T8	
CHRGTIME	39
MEASALLOW	3
Self Test T25	Object Enabled
CTRL PERTSTMODE	3 = Periodic testing, report on failure and success
Touch Suppression T42	Object Enabled
CTE Configuration T46	
IDLESYNCSPERX	16
ACTVSYNCSPERX	16
Shieldless T56	Object Enabled
INTTIME	21
Lens Bending T65 Instance 0	Object Instance Enabled
Lens Bending T65 Instance 1	Object Instance Enabled
Lens Bending T65 Instance 2	Object Instance Enabled
Noise Suppression T72	Object Enabled
Glove Detection T78	Object Enabled
Retransmission Compensation T80	Object Enabled
Multiple Touch Touchscreen T100	Object Enabled
XSIZE	41
YSIZE	26
Default measurement in Idle mode	Deselected
Default measurement in Active mode	Selected
Auxiliary Touch Configuration T104	Object Enabled
Default measurement in Idle mode	Selected
Self Capacitance Noise Suppression T108	Object Enabled
Self Capacitance Configuration T111 Instance 0	
INTTIME	65
IDLESYNCSPERL	24
ACTVSYNCSPERL	24
Self Capacitance Configuration T111 Instance 1	
INTTIME	65
IDLESYNCSPERL	32
ACTVSYNCSPERL	32
Self Capacitance Voltage Modulation T133 Instance 0	Object Instance Enabled
Self Capacitance Voltage Modulation T133 Instance 1	Object Instance Enabled


12.4 Current Consumption

NOTE

The characterization charts show typical values based on the configuration in Table 12-1 on page 42. Actual power consumption in the user's application will depend on the circumstances of that particular project and will vary from that shown here. Further tuning will be required to achieve an optimal performance.


12.4.1 AVDD 3.3V

	Current Consumption (mA)							
Acquisition Rate (ms)	0 Touches	1 Touch	2 Touches	5 Touches	10 Touches			
Free-run	8.6	13.5	13.5	13.3	13.3			
10	4.7	13.5	13.4	13.3	13.3			
16	3.1	9.4	9.4	9.3	9.1			
32	1.9	5	4.9	5	4.7			
64	1.2	2.8	2.6	2.6	2.7			
100	0.9	1.8	1.9	1.9	1.9			




12.4.2 VDD 3.3V

	Current Consumption (mA)							
Acquisition Rate (ms)	0 Touches	1 Touch	2 Touches	5 Touches	10 Touches			
Free-run	11.9	12.3	13	14.2	15.2			
10	11.8	12.3	13	14.2	15.2			
16	8.5	8.9	9.1	10.2	12.6			
32	4.8	4.9	5.1	5.6	6.9			
64	2.9	2.8	2.9	3.3	4			



12.4.3 VDDIO 3.3V

	Current Consumption (mA)							
Acquisition Rate (ms)	0 Touches	0 Touches 1 Touch 2 Touches 5 Touches						
Free-run	0.26	0.19	0.19	0.19	0.19			
10	0.26	0.19	0.19	0.19	0.19			
16	0.28	0.19	0.19	0.19	0.19			
32	0.25	0.19	0.19	0.19	0.19			
64	0.25	0.23	0.19	0.19	0.19			
100	0.24	0.26	0.21	0.19	0.19			



12.4.4 DEEP SLEEP

 $T_A = 25^{\circ}C$

Parameter	Min	Тур	Max	Units Notes	
Deep Sleep Current	-	1.16	-	mA	Vdd = 3.3 V, AVdd = 3.3 V, VddIO = 3.3V
Deep Sleep Power	-	3.8	-	mW	Vdd = 3.3 V, AVdd = 3.3 V

© 2018 Microchip Technology Inc.

12.5 Timing Specifications

NOTE

The figures below show typical values based on the test configuration. Actual timings in the user's application will depend on the circumstances of that particular project and will vary from those shown below. Further tuning will be required to achieve an optimal performance.


12.5.1 TOUCH LATENCY

Conditions: XSIZE = 41; YSIZE = 26; CHRGTIME = 39; IDLESYNCSPERX = 16; ACTVSYNCSPERX = 16; Idle Primary = Self Capacitance; Active Primary = Mutual Capacitance; IDLEACQINT = ACTVACQINT = Free Run T = ambient temperature; Finger center of screen; Reporting off (except T100); C_{pk} Process Capability Index calculation not applied


	Pipelining Off						
T100 TCHDIDOWN	Min	Тур	Max	Min	Тур	Max	Units
2	22.1	27.3	36.4	5.7	11.9	17.7	ms
1	8	14.7	22.4	5.4	10.8	18	ms
0	8.4	14.7	22.3	19.7	21.9	34.8	ms
Disabled (DISTCHDIDOWN = 1)	7.8	10.7	20.1	5.5	10.6	18.2	ms

12.5.2 REPORT RATE

Conditions: Touchscreen: XSIZE = 41; YSIZE = 26; CHRGTIME = 39; IDLESYNCSPERX = 16; ACTVSYNCSPERX = 16; T = ambient temperature



Conditions: Touchscreen: XSIZE = 41; YSIZE = 26; CHRGTIME = 39; IDLESYNCSPERX = 8; ACTVSYNCSPERX = 8; T = ambient temperature



12.5.3 BURST FREQUENCY TOLERANCE

The burst frequency is directly correlated to the system clock. The burst frequency tolerance depends on the tolerance of the system's oscillator (see Table 12-2).

TABLE 12-2: OSCILLATOR TOLERANCE

Conditions: T= -40°C, 25°C, 85°C, 105°C

Min Drift	Nominal	Max Drift	Notes
-5%	53 MHz (calibrated)	+5%	Minimum/Maximum drift over temperature is specified as percentage below/above nominal frequency

12.5.4 RESET TIMINGS

Parameter	Min	Тур	Max	Units	Notes
Power on to CHG line low	-	93	_	ms	Vdd supply for POR VddIO supply for external reset
Hardware reset to CHG line low	_	93	_	ms	
Software reset to CHG line low	-	115	_	ms	

Note 1: Any CHG line activity before the power-on or reset period has expired should be ignored by the host. Operation of this signal cannot be guaranteed before the power-on/reset periods have expired.

12.6 Touchscreen Sensor Characteristics

Parameter	Description	
Cm	Mutual capacitance	Typical value is between 0.15 pF and 10 pF on a single node.
Срх	Mutual capacitance load to X	Microchip recommends a maximum load of 300 pF on each X or Y
Сру	Mutual capacitance load to Y	line. ⁽¹⁾
Срх	Self capacitance load to X	Microchip recommends a maximum load of 100 pF on each X or Y
Сру	Self capacitance load to Y	line. (1)
∆Срх	Self capacitance imbalance on X	Nominal value is 20.9 pF. Value increases by 1 pF for every 45 pF
∆Сру	Self capacitance imbalance on Y	reduction in Cpx/Cpy (based on 100 pF load)
Cpds0	Self capacitance load to Driven Shield	Microchip recommends a maximum load of 100 pF on the Driven Shield line. (1)

Note 1: Please contact your Microchip representative for advice if you intend to use higher values.

12.7 Input/Output Characteristics

Parameter	Description	Min	Тур	Max	Units	Notes		
Input (GPIOn	Input (GPIOn, FSYNC, PSYNC, SDA, SCL, ADDSEL, CHG)							
Vil	Low input logic level	-0.3	-	0.3 × VddIO	٧			
Vih	High input logic level	0.7 × VddIO	-	VddIO	V			
lil	Input leakage current	-	_	1	μA	Pull-up resistors disabled		
RESET	Internal pull-up resistor	20	40	60	kΩ			
GPIOs	Internal pull-up/pull-down resistor							
Output (GPIC	On , SDA, SCL, $\overline{ ext{CHG}}$, DBG_CLK, DB	G_DATA,	DBG_SS)					
Vol	Low output voltage	0	_	0.2 × VddIO	V	IoI = -4 mA		
Voh	High output voltage	0.8 x VddIO	_	VddIO	V	loh = 4 mA		

12.8 I²C Specification

Parameter	Value
Addresses	0x4A or 0x4B
I ² C specification ⁽¹⁾	Revision 6.0
Maximum bus speed (SCL) (2)	1 MHz
Standard Mode (3)	100 kHz
Fast Mode (3)	400 kHz
Fast Mode Plus (3)	1 MHz

- Note 1: More detailed information on I²C operation is available from www.nxp.com/documents/user_manual/UM10204.pdf.
 - 2: In systems with heavily laden I²C lines, even with minimum pull-up resistor values, bus speed may be limited by capacitive loading to less than the theoretical maximum.
 - 3: The values of pull-up resistors should be chosen to ensure SCL and SDA rise and fall times meet the I²C specification. The value required will depend on the amount of capacitance loading on the lines.

12.9 Touch Accuracy and Repeatability

Parameter	Min	Тур	Max	Units	Notes
Linearity (touch only; 5.4 mm electrode pitch)	-	±1	-	mm	Finger diameter ≥ 8 mm
Linearity (touch only; 4.2 mm electrode pitch)	_	±0.5	_	mm	Finger diameter ≥ 8 mm
Accuracy	_	±1	-	mm	
Accuracy at edge	_	±2	-	mm	
Repeatability	_	±0.25	-	%	X axis with 12-bit resolution

12.10 Thermal Packaging

12.10.1 THERMAL DATA

Parameter	Description	Тур	Unit	Condition	Package
θ_{JA}	Junction to ambient thermal resistance	45.4	°C/W	Still air	128-lead TQFP 14 x 14 x 1 mm
$\theta_{\sf JC}$	Junction to case thermal resistance	7.9	°C/W		128-lead TQFP 14 x 14 x 1 mm

12.10.2 JUNCTION TEMPERATURE

The maximum junction temperature allowed on this device is 125°C.

The average junction temperature in °C (T_J) for this device can be obtained from the following:

$$T_J = T_A + (P_D \times \theta_{JA})$$

If a cooling device is required, use this equation:

$$T_J = T_A + (P_D \times (\theta_{HEATSINK} + \theta_{JC}))$$

where:

- θ_{JA}= package thermal resistance, Junction to ambient (°C/W) (see Section 12.10.1 "Thermal Data")
- θ_{JC} = package thermal resistance, Junction to case thermal resistance (°C/W) (see Section 12.10.1 "Thermal Data")
- θ_{HEATSINK} = cooling device thermal resistance (°C/W), provided in the cooling device datasheet
- P_D = device power consumption (W)
- T_A is the ambient temperature (°C)

12.11 ESD Information

Parameter	Value	Reference standard	Notes	
Human Body Model (HBM)	±2000 V	AEC-Q100		
Charge Device Model (CDM)	±500 V	AEC-Q100	Except corner pins	
	±750 V	AEC-Q100	Corner pins only	

© 2018 Microchip Technology Inc.

12.12 Soldering Profile

Profile Feature	Green Package
Average Ramp-up Rate (217°C to Peak)	3°C/s max
Preheat Temperature 175°C ±25°C	150 – 200°C
Time Maintained Above 217°C	60 – 150 s
Time within 5°C of Actual Peak Temperature	30 s
Peak Temperature Range	260°C
Ramp down Rate	6°C/s max
Time 25°C to Peak Temperature	8 minutes max


12.13 Moisture Sensitivity Level (MSL)

MSL Rati	ing Package	Type(s) Peak Body Tem	perature Specifications
MSL3	QF	P 260°C	AEC-Q100

13.0 PACKAGING INFORMATION

13.1 Package Marking Information

13.1.1 128-LEAD TQFP




13.1.2 ORDERABLE PART NUMBERS

The product identification system for maXTouch devices is described in "Product Identification System". That section also lists example part numbers for the device.


13.2 Package Details

128-Lead Thin Plastic Quad Flatpack (ZA) - 14x14 mm Body [TQFP] SMSC Legacy VTQE3; Atmel Legacy Global Package Code APL

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




TOP VIEW



Microchip Technology Drawing $\,$ C04-181 Rev A Sheet 1 of 2

128-Lead Thin Plastic Quad Flatpack (ZA) - 14x14 mm Body [TQFP] SMSC Legacy VTQE3; Atmel Legacy Global Package Code APL

lote: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	N	MILLIMETERS			
Dimension	Limits	MIN	NOM	MAX	
Number of Leads	N		128		
Lead Pitch	е		0.40 BSC		
Overall Height	Α	ı	ı	1.20	
Standoff	A1	0.05	0.10	0.15	
Molded Package Thickness	A2	0.95	1.00	1.05	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	θ	0°	1	7°	
Overall Width	Е		16.00 BSC		
Overall Length	D		16.00 BSC		
Molded Package Width	E1		14.00 BSC		
Molded Package Length	D1		14.00 BSC		
Lead Width	b	0.13 0.16 0.23			
Mold Draft Angle Top	С	0.09 - 0.20			
Lead Bend Radius	R1	0.08			
Lead Bend Radius	R2	0.08	-	0.20	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-181 Rev A Sheet 1 of 2

128-Lead Thin Plastic Quad Flatpack (ZA) - 14x14 mm Body [TQFP] SMSC Legacy VTQE3; Atmel Legacy Global Package Code APL

lote: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units		MILLIMETERS			
Dimension	Dimension Limits		NOM	MAX		
Contact Pitch	Е	0.40 BSC				
Contact Pad Spacing	C1		15.40			
Contact Pad Spacing C2			15.40			
Contact Pad Width (X20)	X1			0.20		
Contact Pad Length (X20)	Y1			1.50		
Contact Pad to Contact Pad (X124)	G1	0.20				

Notes:

- Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2181 Rev A Sheet 1 of 2

APPENDIX A: ASSOCIATED DOCUMENTS

NOTE Some of the documents listed below are available under NDA only.

The following documents are available by contacting your Microchip representative:

Product Documentation

• Application Note: MXTAN0213 - Interfacing with maXTouch Touchscreen Controllers

Touchscreen design and PCB/FPCB layout guidelines

- Application Note: QTAN0054 Getting Started with maXTouch Touchscreen Designs
- Application Note: MXTAN0208 Design Guide for PCB Layouts for maXTouch Touch Controllers
- Application Note: QTAN0080 *Touchscreens Sensor Design Guide*
- Application Note: AN2683 Edge Wiring for Self Capacitance maXTouch Touchscreens

Tools

• maXTouch Studio User Guide (distributed as on-line help with maXTouch Studio)

APPENDIX B: REVISION HISTORY

Revision A (March 2017)

Initial edition - Advance Information

Revision B (June 2017)

Updated for firmware revision 0.5 - Pre-Alpha

Revision C (December 2017)

Updated for firmware revision 1.0 - Pre-Alpha

Revision D (June 2018)

Updated with minor updates

Revision E (August 2018)

Updated with minor updates

Revision F (November 2018)

This revision incorporates the following updates:

- Section 4.0 "Sensor Layout": General layout rule concerning DS0 and X31 added (missing in error)
- "Product Identification System":
 - "Orderable Part Numbers": Part numbers updated
- Number of instances of the Key Array T15 object reduced from 2 to 1

Revision G (December 2018)

Updated to full datasheet for firmware revision 1.0.AA – Release

This revision incorporates the following updates:

- · Additional sections added:
 - Section 3.0 "Touchscreen Basics"
 - Section 6.0 "Detailed Operation"
 - Section 8.0 "I2C Communications"
 - Section 10.0 "Getting Started with mXT1067TD-AT/mXT1067TD-AB"
 - Section 11.0 "Debugging and Tuning"
- Section 12.0 "Specifications" updated:
 - Section 12.3 "Test Configuration" added
 - Power consumption charts added
 - Section 12.5.1 "Touch Latency" added
 - Section 12.5.2 "Report Rate" added
 - Section 12.5.4 "Reset Timings" added
 - Section 12.6 "Touchscreen Sensor Characteristics" updated
- · Other minor changes to text for clarity

INDEX

Α	
Absolute maximum specifications	10
ADDSEL pin	25
Adjacent key suppression technology2	22
AKS. See Adjacent key suppression	. 4
Analog I/O	
AVdd voltage supply	
-	
C	
Calibration	
Capacitive Touch Engine (CTE)	10 20
Checksum in I ² C writes	25
CHG line	
l ² C2	28
mode 0 operation	
mode 1 operation	
Clock stretching	
Component placement and tracking	
Connection Information see <i>Pinouts</i>	
Current consumption	13
Customer Change Notification Service	
Customer Notification Service	
Customer Support6	00
D	
DC characteristics	11
Debugging	
object-based protocol	
self test	
Decoupling capacitors	
Detailed operation	
Detection integrator	20
Device	
overview	
Digital filtering	
Digital voltage supply	
Direct Memory Access	
Driven shield lines	33
E	
EMC problems	84
EMC Reduction	
ESD information	19
G	
Glove detection	22
GPIO pins	
Grip suppression	
Ground tracking	
I	
I/O pins	12
I ² C communications	30
address selection	
ADDSEL pin	
CHG line2	
clock stretching	
reading from the device	
reading messages with DMA2	20

SCL lineSDA line	_
specification	
writes in checksum mode	
writing to the device	25
I ² C interface	40.00
SCL line	
SDA line Input/Output characteristics	
Internet Address	
J	
Junction temperature	49
L	
Lens bending	22
M	
Microchip Internet Web Site	
Moisture sensitivity level (msl)	
Multiple function pins	
•	10
N	
Noise suppression	21
display	21
0	
Object-based protocol	39
Operational modes	
Oscillator tolerance specification	
Overview of the mXT1067TD-AT	
Overview of the mXT1067TD-AT	
P	10
P PCB cleanliness	10
PCB cleanlinessPCB design	31
PCB cleanliness	31 31 31
PCB cleanlinessPCB design	31 31 34 34
P PCB cleanliness PCB design	
PCB cleanliness	
PCB cleanliness	10313434313434
PCB cleanliness	1031343434343434
PCB cleanliness	103134343434343131
PCB cleanliness	103134343434313131
PCB cleanliness	10313434343131313131
PCB cleanliness	10313434343131313131
PCB cleanliness	1031343431313131313131
PCB cleanliness	103134343131313131313131
PCB cleanliness	10313434313131313131313131
PCB cleanliness	103134343131313131313131313131
PCB cleanliness	
PCB cleanliness	10313434313131313131313131313131
PCB cleanliness	1031343131313131313131313131313131313131
PCB cleanliness	1031343131313131313131313131313131313131
PCB cleanliness	1031343431313131313131313131313131
PCB cleanliness	1031343431
PCB cleanliness	1031343431
PCB cleanliness	1031343431


S	
Schematic	11
decoupling capacitors	12
GPIO pins	
I ² C interface	
pull-up resistors	
voltage pump	
SCL lineSCLline	
Screen size	
SDA line	
Self capacitance measurements	
Self test	
Sensor acquisition	
Sensor layout	
electrodes	15
sensors	
touch panel	
Shieldless support	
Soldering profile	
Specifications	
absolute maximum specifications	
analog voltage supplycurrent consumption	
DC characteristics	
digital voltage supply	
ESD information	
I ² C specification	
input/output characteristics	
junction temperature	
moisture sensitivity level (msl)	
power supply ripple and noise	41
RC130M oscillator tolerance	47
recommended operating conditions	
repeatability	49
repeatabilityreset timings	49 47
repeatabilityreset timingssoldering profile	49 47 50
repeatabilityreset timingssoldering profiletest configuration	49 50 42
repeatabilityreset timingssoldering profiletest configurationthermal data	49 50 42
repeatabilityreset timingssoldering profiletest configurationthermal datatiming specifications	49 50 42 49
repeatabilityreset timingssoldering profiletest configurationthermal datatiming specifications touch accuracy	
repeatabilityreset timingssoldering profiletest configurationthermal datatiming specifications touch accuracytouchscreen sensor characteristics	
repeatabilityreset timingssoldering profiletest configurationthermal datatiming specifications touch accuracytouchscreen sensor characteristicsXVdd voltage supply	
repeatability	
repeatability	
repeatability	
repeatability	49 47 50 49 46 49 41 13, 39 31
repeatability	

W	
WWW Address	60
X	
XVdd voltage supply	41

PRODUCT IDENTIFICATION SYSTEM

The table below gives details on the product identification system for maXTouch devices. See "Orderable Part Numbers" below for example part numbers for the mXT1067TD-AT/mXT1067TD-AB.

To order or obtain information, for example on pricing or delivery, refer to the factory or the listed sales office.



Orderable Part Numbers

Orderable Part Number	Firmware Revision	Description
ATMXT1067TD-ATI2CVAO (Supplied in trays)	1.0.AA	128-lead TQFP 14 x 14 x 1 mm, RoHS compliant Operating temperature range –40°C to +85°C (Grade 3)
ATMXT1067TD-ATRI2CVAO (Supplied in tape and reel)		
ATMXT1067TD-ABI2CVAO (Supplied in trays)	1.0.AA	128-lead TQFP 14 x 14 x 1 mm, RoHS compliant Operating temperature range –40°C to +105°C (Grade 2)
ATMXT1067TD-ABRI2CVAO (Supplied in tape and reel)		

check with your Microchip Sales Office for package availability with the Tape and Reel option.

© 2018 Microchip Technology Inc. DS40001891G-page 59

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
 guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- Technical Support

Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

NOTES:			

Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESEN-TATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATU-TORY OR OTHERWISE, RELATED TO THE INFORMA-TION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANT-ABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV = ISO/TS 16949=

Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the

U.S.A.
Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

 $\ \odot$ 2017 – 2018, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-3949-3



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199
Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support

Web Address:

www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614

Fax: 678-957-9614

Austin, TX

Tel: 512-257-3370

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago

Itasca, IL Tel: 630-285-0071

Fax: 630-285-0075 Dallas

Addison, TX Tel: 972-818-7423

Fax: 972-818-2924

Detroit

Novi, MI

Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis

Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY

Tel: 631-435-6000 San Jose. CA

Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980

Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000

China - Chengdu

Tel: 86-28-8665-5511

China - Chongqing Tel: 86-23-8980-9588

161. 00-23-0900-9300

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou

Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing

Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen

Tel: 86-755-8864-2200

China - Suzhou

Tel: 86-186-6233-1526

China - Wuhan

Tel: 86-27-5980-5300

China - Xian

Tel: 86-29-8833-7252

China - Xiamen

Tel: 86-592-2388138

Tel: 86-756-3210040

China - Zhuhai

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi

Tel: 91-11-4160-8631

India - Pune

Tel: 91-20-4121-0141

Japan - Osaka

Tel: 81-6-6152-7160

Japan - Tokyo Tel: 81-3-6880- 3770

Korea - Daegu

Tel: 82-53-744-4301

Korea - Seoul Tel: 82-2-554-7200

Malaysia - Kuala Lumpur

Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore

Tel: 65-6334-8870

Taiwan - Hsin Chu Tel: 886-3-577-8366

Taiwan - Kaohsiung

Tel: 886-7-213-7830

Taiwan - Taipei

Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393

Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

Finland - Espoo

Tel: 358-9-4520-820

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-8931-9700

Germany - Haan Tel: 49-2129-3766400

161. 49-2129-3700400

Germany - Heilbronn Tel: 49-7131-67-3636

Germany - Karlsruhe

Tel: 49-721-625370

Germany - Munich Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Tel: 972-9-744-7705

Italy - Milan

Tel: 39-0331-742611

Fax: 39-0331-466781

Italy - Padova

Tel: 39-049-7625286

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim

Tel: 47-7289-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest

Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90

Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm

Tel: 46-8-5090-4654

UK - Wokingham

Tel: 44-118-921-5800 Fax: 44-118-921-5820