

# iCE40 Ultra Family Data Sheet

**Data Sheet** 

FPGA-DS-02028-2.4

August 2020



#### Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS and with all faults, and all risk associated with such information is entirely with Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.



# **Contents**

	in This Document	
1. Gene	ral Description	7
1.1.	Features	7
2. Produ	uct Family	
2.1.	Overview	8
3. Archi	tecture	9
3.1.	Architecture Overview	9
3.1.1	PLB Blocks	.10
3.1.2	Routing	.11
3.1.3	Clock/Control Distribution Network	.11
3.1.4	sysCLOCK Phase Locked Loops (PLLs)	.11
3.1.5		
3.1.6	sysDSP	.15
3.1.7		
3.1.8	•	
3.1.9		
3.1.1	•	
3.1.1		
3.1.1		
3.1.1		
3.1.1		
3.2.	iCE40 Ultra Programming and Configuration	
3.2.1		
3.2.2		
3.2.3		
	nd Switching Characteristics	
4.1.	Absolute Maximum Ratings	
4.2.	Recommended Operating Conditions	
4.3.	Power Supply Ramp Rates	
4.3.	Power-On Reset	
4.4.	Power-up Supply Sequence	
4.5. 4.6.	External Reset	
4.8. 4.7.	Power-On-Reset Voltage Levels	
4.7. 4.8.	ESD Performance	
4.8. 4.9.	DC Electrical Characteristics	
4.9. 4.10.	Supply Current	
-		
4.11.	User I <sup>2</sup> C Specifications	
4.12.	User SPI Specifications	
4.13.	Internal Oscillators (HFOSC, LFOSC)	
4.14.	sysI/O Recommended Operating Conditions	
4.15.	sysI/O Single-Ended DC Electrical Characteristics	
4.16.	Differential Comparator Electrical Characteristics	
4.17.	Typical Building Block Function Performance	
4.17.		
4.17.		
4.18.	Derating Logic Timing	
4.19.	Maximum sysIO Buffer Performance	
4.20.	iCE40 Ultra Family Timing Adders	
4.21.	iCE40 Ultra External Switching Characteristics	
4.22.	sysCLOCK PLL Timing	
4.23.	sysDSP Timing	
4.24.	SPI Master or NVCM Configuration Time	.36



4.25. sysCONFIG Port Timing Specifications	37
4.26. RGB LED and IR LED Drive	
4.27. Switching Test Conditions	
5. Pinout Information	
5.1. Signal Descriptions	
5.1.1. Power Supply Pins	39
5.1.2. Configuration Pins	39
5.1.3. Configuration SPI Pins	40
5.1.4. Global Pins	41
5.1.5. LED Pins	41
5.2. Pin Information Summary	42
5.3. iCE40 Ultra Part Number Description	
5.3.1. Tape and Reel Quantity	43
5.4. Ordering Part Numbers	43
5.4.1. Industrial	
References	45
Technical Support	46
Technical Support Revision History	47

# Figures

Figure 3.1. iCE5LP-4K Device, Top View	9
Figure 3.2. PLB Block Diagram	10
Figure 3.3. PLL Diagram	12
Figure 3.4. sysMEM Memory Primitives	14
Figure 3.5. sysDSP Functional Block Diagram (16-bit x 16-bit Multiply-Accumulate)	16
Figure 3.6. sysDSP 8-bit x 8-bit Multiplier	18
Figure 3.7. DSP 16-bit x 16-bit Multiplier	19
Figure 3.8. I/O Bank and Programmable I/O Cell	20
Figure 3.9. I/O Register Block Diagram	21
Figure 4.1. Power Up Sequence with SPI_V <sub>CCIO1</sub> and V <sub>PP 2V5</sub> Not Connected Together	28
Figure 4.2. Power Up Sequence with All Supplies Connected Together	28
Figure 4.3. Output Test Load, LVCMOS Standards	38



# Tables

Table 2.1. iCE40 Ultra Family Selection Guide	8
Table 3.1. Logic Cell Signal Descriptions	
Table 3.2. Global Buffer (GBUF) Connections to Programmable Logic Blocks	11
Table 3.3. PLL Signal Descriptions	
Table 3.4. sysMEM Block Configurations*	14
Table 3.5. EBR Signal Descriptions	15
Table 3.6. Output Block Port Description	16
Table 3.7. PIO Signal List	
Table 3.8. Supported Input Standards	
Table 3.9. Supported Output Standards	22
Table 3.10. iCE40 Ultra Power Saving Features Description	
Table 4.1. Absolute Maximum Ratings <sup>1, 2. 3</sup>	
Table 4.2. Recommended Operating Conditions <sup>1</sup>	
Table 4.3. Power Supply Ramp Rates <sup>1, 2</sup>	
Table 4.4. Power-On-Reset Voltage Levels*	
Table 4.5. DC Electrical Characteristics	
Table 4.6. Supply Current <sup>1, 2, 3, 4, 5</sup>	30
Table 4.7. User I <sup>2</sup> C Specifications	
Table 4.8. User SPI Specifications <sup>1, 2</sup>	
Table 4.9. Internal Oscillators (HFOSC, LFOSC)*	
Table 4.10. sysI/O Recommended Operating Conditions	31
Table 4.11. sysI/O Single-Ended DC Electrical Characteristics	
Table 4.12. Differential Comparator Electrical Characteristics	
Table 4.13. Pin-to-Pin Performance (LVCMOS25) <sup>1,2</sup>	
Table 4.14. Register-to-Register Performance <sup>1, 2</sup>	
Table 4.15. Maximum sysIO Buffer Performance*	
Table 4.16. iCE40 Ultra Family Timing Adders <sup>1, 2, 3</sup>	34
Table 4.17. iCE40 Ultra External Switching Characteristics	
Table 4.18. sysCLOCK PLL Timing	
Table 4.19. sysDSP Timing	
Table 4.20. SPI Master or NVCM Configuration Time <sup>1, 2</sup>	
Table 4.21. sysCONFIG Port Timing Specifications	37
Table 4.22. RGB LED and IR LED Drive	
Table 4.23. Test Fixture Required Components, Non-Terminated Interfaces	38



# Acronyms in This Document

A list of acronyms	used in this document.
--------------------	------------------------

Acronym	Definition
DFF	D-style Flip-Flop
EBR	Embedded Block RAM
HFOSC	High Frequency Oscillator
I <sup>2</sup> C	Inter-Integrated Circuit
LFOSC	Low Frequency Oscillator
LC	Logic Cell
LUT	Look Up Table
LVCMOS	Low-Voltage Complementary Metal Oxide Semiconductor
NVCM	Non Volatile Configuration Memory
PFU	Programmable Functional Unit
PLB	Programmable Logic Blocks
PLL	Phase Locked Loops
SPI	Serial Peripheral Interface
WLCSP	Wafer Level Chip Scale Packaging



# **1. General Description**

iCE40 Ultra<sup>™</sup> family from Lattice Semiconductor is an ultra-low power FPGA and sensor manager designed for ultra-low power mobile applications, such as smartphones, tablets and hand-held devices. The iCE40 Ultra family includes integrated SPI and I<sup>2</sup>C blocks to interface with virtually all mobile sensors and application processors. The iCE40 Ultra family also features two on-chip oscillators, 10 kHz and 48 MHz. The LFOSC (10 kHz) is ideal for low power function in always-on applications, while HFOSC (48 MHz) can be used for awaken activities.

The iCE40 Ultra family also features DSP functional block to off-load Application Processor to pre-process information sent from the mobile sensors. The embedded RGB PWM IP, with the three 24 mA constant current RGB outputs on the iCE40 Ultra provides all the necessary logic to directly drive the service LED, without the need of external MOSFET or buffer.

The 500 mA constant current IR driver output provides a direct interface to external LED for application such as IrDA functions. Users simply implement the modulation logic that meets his needs, and connect the IR driver directly to the LED, without the need of external MOSFET or buffer. This high current IR driver can also be used as Barcode Emulation, sending barcode information to external Barcode Reader.

The iCE40 Ultra family of devices are targeting for mobile applications to perform functions such as IrDA, Service LED, Barcode Emulation, GPIO Expander, SDIO Level Shift, and other custom functions.

The iCE40 Ultra family features three device densities, from 1100 to 3520 Look Up Tables (LUTs) of logic with programmable I/Os that can be used as either SPI/I<sup>2</sup>C interface ports or general purpose I/Os. It also has up to 80 kbits of Block RAMs to work with user logic.

### 1.1. Features

- Flexible Logic Architecture
  - Three devices with 1100 to 3520 LUTs
  - Offered in WLCS, ucfBGA and QFN packages
- Ultra-low Power Devices
  - Advanced 40 nm ultra-low power process
  - As low as 71 µA standby current typical
- Embedded Memory
  - Up to 80 kbits sysMEM<sup>™</sup> Embedded Block RAM
- Two Hardened I<sup>2</sup>C Interfaces
- Two Hardened SPI Interfaces
- Two On-Chip Oscillators
  - Low Frequency Oscillator 10 kHz
  - High Frequency Oscillator 48 MHz
  - 24 mA Current Drive RGB LED Outputs
    - Three drive outputs in each device
    - User selectable sink current up to 24 mA
- 500 mA Current Drive IR LED Output
  - One IR drive output in each device
  - User selectable sink current up to 500 mA
- On-chip DSP
  - Signed and unsigned 8-bit or 16-bit functions
  - Functions include Multiplier, Accumulator, and Multiply-Accumulate (MAC)
- Flexible On-Chip Clocking
  - Eight low skew global signal resource, six can be directly driven from external pins
  - One PLL with dynamic interface per device
- Flexible Device Configuration
  - SRAM is configured through:
- Standard SPI Interface
- Internal Nonvolatile Configuration Memory (NVCM)
- Ultra-Small Form Factor
  - As small as 2.078 mm x 2.078 mm
- Applications
  - Smartphones
  - Tablets and Consumer Handheld Devices
  - Handheld Commercial and Industrial Devices
  - Multi Sensor Management Applications
  - Sensor Pre-processing and Sensor Fusion
  - Always-On Sensor Applications
  - USB 3.1 Type C Cable Detect/Power Delivery Applications

<sup>© 2018-2020</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# 2. Product Family

Table 2.1 lists device information and packages of the iCE40 Ultra family.

Part Number	iCE5LP1K	iCE5LP2K	iCE5LP4K
Logic Cells (LUT + Flip-Flop)	1100	2048	3520
EBR Memory Blocks	16	20	20
EBR Memory Bits	64 k	80 k	80 k
PLL Block	1	1	1
NVCM	Yes	Yes	Yes
DSP Blocks (MULT16 with 32-bit Accumulator)	2	4	4
Hardened I <sup>2</sup> C, SPI	1,1	2,2	2,2
HF Oscillator (48 MHz)	1	1	1
LF Oscillator (10 kHz)	1	1	1
24 mA LED Sink	3	3	3
500 mA LED Sink	1	1	1
Embedded PWM IP	Yes	Yes	No
Packages, Ball Pitch, Dimension		Total User I/O Count	
36-ball WLCSP, 0.35 mm, 2.078 mm x 2.078 mm	26	26	26
36-ball ucfBGA, 0.40 mm, 2.5 mm x 2.5 mm	26	26	26
48-pin QFN Package, 0.5 mm, 7.0 mm x 7.0 mm	39	39	39

### Table 2.1. iCE40 Ultra Family Selection Guide

# 2.1. Overview

The iCE40 Ultra family of ultra-low power FPGAs has three devices with densities ranging from 1100 to 3520 Look-Up Tables (LUTs) fabricated in a 40 nm Low Power CMOS process. In addition to LUT-based, low-cost programmable logic, these devices also feature Embedded Block RAM (EBR), on-chip Oscillators (LFOSC, HFOSC), two hardened I<sup>2</sup>C Controllers, two hardened SPI Controllers, three 24 mA RGB LED open-drain drivers, a 500 mA IR LED open-drain drivers, and DSP blocks. These features allow the devices to be used in low-cost, high-volume consumer and mobile applications.

The iCE40 Ultra FPGAs are available in very small form factor packages, as small as 2.078 mm x 2.078 mm. The small form factor allows the device to easily fit into a lot of mobile applications, where space can be limited. Table 2.1 shows the LUT densities, package and I/O pin count.

The iCE40 Ultra devices offer I/O features such as pull-up resistors. Pull-up features are controllable on a "per-pin" basis.

The iCE40 Ultra devices also provide flexible, reliable and secure configuration from on-chip NVCM. These devices can also configure themselves from external SPI Flash, or be configured by an external master such as a CPU.

Lattice provides a variety of design tools that allow complex designs to be efficiently implemented using the iCE40 Ultra family of devices. Popular logic synthesis tools provide synthesis library support for iCE40 Ultra. Lattice design tools use the synthesis tool output along with the user-specified preferences and constraints to place and route the design in the iCE40 Ultra device. These tools extract the timing from the routing and back-annotate it into the design for timing verification.

Lattice provides in the iCE40 Ultra 1K and 2K device the embedded RGB PWM IP at no extra cost of LUT available to the user, to perform controlling the RGB LED function. This embedded IP allow users to control color, LED ON/ OFF time, and breathe rate of the LED. For more information, refer to Usage Guide in Lattice Design Software.

Lattice provides many pre-engineered IP (Intellectual Property) modules, including a number of reference designs, licensed free of charge, optimized for the iCE40 Ultra FPGA family. Lattice also can provide fully verified bitstream for some of the widely used target functions in mobile device applications, such as ultra-low power sensor management, gesture recognition, IR remote, barcode emulator functions. Users can use these functions as offered by Lattice, or they can use the design to create their own unique required functions. For more information regarding Lattice's reference designs or fully-verified bitstreams, please contact your local Lattice representative.



# 3. Architecture

# 3.1. Architecture Overview

The iCE40 Ultra family architecture contains an array of Programmable Logic Blocks (PLB), two Oscillator Generators, two user configurable I<sup>2</sup>C controllers, two user configurable SPI controllers, and blocks of sysMEM<sup>™</sup> Embedded Block RAM (EBR) surrounded by Programmable I/O (PIO). Figure 3.1 shows the block diagram of the iCE5LP-4K device.




Figure 3.1. iCE5LP-4K Device, Top View

The Programmable Logic Blocks (PLB) and sysMEM EBR blocks, are arranged in a two-dimensional grid with rows and columns. Each column has either PLB or EBR blocks. The PIO cells are located at the top and bottom of the device, arranged in banks. The PLB contains the building blocks for logic, arithmetic, and register functions. The PIOs utilize a flexible I/O buffer referred to as a sysIO buffer that supports operation with a variety of interface standards. The blocks are connected with many vertical and horizontal routing channel resources. The place and route software tool automatically allocates these routing resources.

In the iCE40 Ultra family, there are three sysIO banks, one on top and two at the bottom. User can connect some VCCIOs together, if all the I/Os are using the same voltage standard. Refer to the details in later sections of this document on Power Up Sequence. The sysMEM EBRs are large 4 kbit, dedicated fast memory blocks. These blocks can be configured as RAM, ROM or FIFO with user logic using PLBs.

Every device in the family has two user SPI ports, one of these (right side) SPI port also supports programming and configuration of the device. The iCE40 Ultra also includes two user I<sup>2</sup>C ports, two Oscillators, and high current RGB and IR LED sinks.

<sup>© 2018-2020</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



### 3.1.1. PLB Blocks

The core of the iCE40 Ultra device consists of Programmable Logic Blocks (PLB) which can be programmed to perform logic and arithmetic functions. Each PLB consists of eight interconnected Logic Cells (LC) as shown in Figure 3.2. Each LC contains one LUT and one register.




Figure 3.2. PLB Block Diagram

### 3.1.1.1. Logic Cells

Each Logic Cell includes three primary logic elements shown in Figure 3.2.

- A four-input Look-Up Table (LUT) builds any combinational logic function, of any complexity, requiring up to four inputs. Similarly, the LUT element behaves as a 16x1 Read-Only Memory (ROM). Combine and cascade multiple LUTs to create wider logic functions.
- A 'D'-style Flip-Flop (DFF), with an optional clock-enable and reset control input, builds sequential logic functions. Each DFF also connects to a global reset signal that is automatically asserted immediately following device configuration.
- Carry Logic boosts the logic efficiency and performance of arithmetic functions, including adders, subtracters, comparators, binary counters and some wide, cascaded logic functions.

Table 3.1 lists the logic cell signals.

Function	Туре	Signal Name	Description
Input	Data signal	10, 11, 12, 13	Inputs to LUT
Input	Control signal	Enable	Clock enable shared by all LCs in the PLB
Input	Control signal	Set/Reset*	Asynchronous or synchronous local set/reset shared by all LCs in the PLB.
Input	Control signal	Clock	Clock one of the eight Global Buffers, or from the general-purpose interconnects fabric shared by all LCs in the PLB
Input	Inter-PLB signal	FCIN	Fast carry in

#### Table 3.1. Logic Cell Signal Descriptions



Function	Туре	Signal Name	Description
Output	Data signals	0	LUT or registered output
Output	Inter-PFU signal	FCOUT	Fast carry out

\*Note: If Set/Reset is not used, then the flip-flop is never set/reset, except when cleared immediately after configuration.

### 3.1.2. Routing

There are many resources provided in the iCE40 Ultra devices to route signals individually with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The inter-PLB connections are made with three different types of routing resources: Adjacent (spans two PLBs), x4 (spans five PLBs) and x12 (spans thirteen PLBs). The adjacent, x4 and x12 connections provide fast and efficient connections in the diagonal, horizontal and vertical directions.

The design tool takes the output of the synthesis tool and places and routes the design.

### 3.1.3. Clock/Control Distribution Network

Each iCE40 Ultra device has six global inputs, two pins on the top bank and four pins on the bottom bank.

These global inputs can be used as high fanout nets, clock, reset or enable signals. The dedicated global pins are identified as Gxx and each drives one of the eight global buffers. The global buffers are identified as GBUF[7:0]. These six inputs may be used as general purpose I/O if they are not used to drive the clock nets.

Table 3.2 lists the connections between a specific global buffer and the inputs on a PLB. All global buffers optionally connect to the PLB CLK input. Any four of the eight global buffers can drive logic inputs to a PLB. Even-numbered global buffers optionally drive the Set/Reset input to a PLB. Similarly, odd-numbered buffers optionally drive the PLB clock-enable input. GBUF[7:6, 3:0] can connect directly to G[7:6, 3:0] pins respectively. GBUF4 and GBUF5 can connect to the two on-chip Oscillator Generators (GBUF4 connects to LFOSC, GBUF5 connects to HFOSC).

Global Buffer	LUT Inputs	Clock	Reset	Clock Enable
GBUF0	Yes, any 4 of 8 GBUF Inputs	$\checkmark$	$\checkmark$	—
GBUF1		$\checkmark$	-	$\checkmark$
GBUF2		$\checkmark$	$\checkmark$	-
GBUF3		$\checkmark$	_	$\checkmark$
GBUF4		$\checkmark$	$\checkmark$	—
GBUF5		$\checkmark$	—	$\checkmark$
GBUF6		$\checkmark$	√	_
GBUF7		$\checkmark$	—	$\checkmark$

Table 3.2. Global Buffer (GBUF) Connections to Programmable Logic Blocks

The maximum frequency for the global buffers are listed in Table 4.17.

#### 3.1.3.1. Global Hi-Z Control

The global high-impedance control signal, GHIZ, connects to all I/O pins on the iCE40 Ultra device. This GHIZ signal is automatically asserted throughout the configuration process, forcing all user I/O pins into their high-impedance state.

#### 3.1.3.2. Global Reset Control

The global reset control signal connects to all PLB and PIO flip-flops on the iCE40 Ultra device. The global reset signal is automatically asserted throughout the configuration process, forcing all flip-flops to their defined wake-up state. For PLB flip-flops, the wake-up state is always reset, regardless of the PLB flip-flop primitive used in the application.

### 3.1.4. sysCLOCK Phase Locked Loops (PLLs)

The sysCLOCK PLLs provide the ability to synthesize clock frequencies. The iCE40 Ultra devices have one sysCLOCK PLL. REFERENCECLK is the reference frequency input to the PLL and its source can come from an external I/O pin, the internal Oscillator Generators from internal routing. EXTFEEDBACK is the feedback signal to the PLL which can come

<sup>© 2018-2020</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



from internal routing or an external I/O pin. The feedback divider is used to multiply the reference frequency and thus synthesize a higher frequency clock output.

The PLLOUT output has an output divider, thus allowing the PLL to generate different frequencies for each output. The output divider can have a value from 1 to 64 (in increments of 2X). The PLLOUT outputs can all be used to drive the iCE40 Ultra global clock network directly or general purpose routing resources can be used.

The LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. A block diagram of the PLL is shown in Figure 3.3.

The timing of the device registers can be optimized by programming a phase shift into the PLLOUT output clock which will advance or delay the output clock with reference to the REFERENCECLK clock. This phase shift can be either programmed during configuration or can be adjusted dynamically. In dynamic mode, the PLL may lose lock after a phase adjustment on the output used as the feedback source and not relock until the tLOCK parameter has been satisfied.

For more details, refer to iCE40 sysCLOCK PLL Design and Usage Guide (FPGA-TN-02052).




Figure 3.3. PLL Diagram

Table 3.3 provides signal descriptions of the PLL block.



#### Table 3.3. PLL Signal Descriptions

Signal Name	Direction	Description
REFERENCECLK	Input	Input reference clock
BYPASS	Input	The BYPASS control selects which clock signal connects to the PLLOUT output. 0 – PLL generated signal 1 – REFERENCECLK
EXTFEEDBACK	Input	External feedback input to PLL. Enabled when the FEEDBACK_PATH attribute is set to EXTERNAL.
DYNAMICDELAY[7:0]	Input	Fine delay adjustment control inputs. Enabled when DELAY_ADJUSTMENT_MODE is set to DYNAMIC.
LATCHINPUTVALUE	Input	When enabled, puts the PLL into low-power mode; PLL output is held static at the last input clock value. Set ENABLE ICEGATE_PORTA and PORTB to '1' to enable.
PLLOUTGLOBAL	Output	Output from the Phase-Locked Loop (PLL). Drives a global clock network on the FPGA. The port has optimal connections to global clock buffers GBUF4 and GBUF5.
PLLOUTCORE	Output	Output clock generated by the PLL, drives regular FPGA routing. The frequency generated on this output is the same as the frequency of the clock signal generated on the PLLOUTLGLOBAL port.
LOCK	Output	When High, indicates that the PLL output is phase aligned or locked to the input reference clock.
RESET	Input	Active low reset.
SCLK	Input	Input, Serial Clock used for re-programming PLL settings.
SDI	Input	Input, Serial Data used for re-programming PLL settings.

### 3.1.5. sysMEM Embedded Block RAM Memory

Larger iCE40 Ultra device includes multiple high-speed synchronous sysMEM Embedded Block RAMs (EBRs), each 4 kbit in size. This memory can be used for a wide variety of purposes including data buffering and FIFO.

#### 3.1.5.1. sysMEM Memory Block

The sysMEM block can implement single port, pseudo dual port, or FIFO memories with programmable logic resources. Each block can be used in a variety of depths and widths as listed in Table 3.4.

© 2018-2020 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02028-2.4



#### Table 3.4. sysMEM Block Configurations\*

Block RAM Configuration	Block RAM Configuration and Size	WADDR Port Size (Bits)	WDATA Port Size (Bits)	RADDR Port Size (Bits)	RDATA Port Size (Bits)	MASK Port Size (Bits)
SB_RAM256x16 SB_RAM256x16NR SB_RAM256x16NW SB_RAM256x16NRNW	256x16 (4 k)	8 [7:0]	16 [15:0]	8 [7:0]	16 [15:0]	16 [15:0]
SB_RAM512x8 SB_RAM512x8NR SB_RAM512x8NW SB_RAM512x8NRNW	512x8 (4 k)	9 [8:0]	8 [7:0]	9 [8:0]	8 [7:0]	No Mask Port
SB_RAM1024x4 SB_RAM1024x4NR SB_RAM1024x4NW SB_RAM1024x4NRNW	1024x4 (4 k)	10 [9:0]	4 [3:0]	10 [9:0]	4 [3:0]	No Mask Port
SB_RAM2048x2 SB_RAM2048x2NR SB_RAM2048x2NW SB_RAM2048x2NRNW	2048x2 (4 k)	11 [10:0]	2 [1:0]	11 [10:0]	2 [1:0]	No Mask Port

\*Note: For iCE40 Ultra, the primitive name without "Nxx" uses rising-edge Read and Write clocks. "NR" uses rising-edge Write clock and falling-edge Read clock. "NRW" uses failing-edge Write clock and rising-edge Read clock. "NRNW" uses failing-edge clocks on both Read and Write.

#### 3.1.5.2. RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration.

By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

#### 3.1.5.3. Memory Cascading

Larger and deeper blocks of RAM can be created using multiple EBR sysMEM Blocks.

#### 3.1.5.4. RAM4k Block

Figure 3.4 shows the 256x16 memory configurations and their input/output names. In all the sysMEM RAM modes, the input data and addresses for the ports are registered at the input of the memory array.




Figure 3.4. sysMEM Memory Primitives



#### Table 3.5 lists the EBR signals.

#### Table 3.5. EBR Signal Descriptions

Signal Name	Direction	Description
WDATA[15:0]	Input	Write Data input.
MASK[15:0]	Input	Masks write operations for individual data bit-lines.
		0 – Write bit
		1 – Do not write bit
WADDR[7:0]	Input	Write Address input. Selects one of 256 possible RAM locations.
WE	Input	Write Enable input.
WCLKE	Input	Write Clock Enable input.
WCLK	Input	Write Clock input. Default rising-edge, but with falling-edge option.
RDATA[15:0]	Output	Read Data output.
RADDR[7:0]	Input	Read Address input. Selects one of 256 possible RAM locations.
RE	Input	Read Enable input.
RCLKE	Input	Read Clock Enable input.
RCLK	Input	Read Clock input. Default rising-edge, but with falling-edge option.

For further information on the sysMEM EBR block, refer to Memory Usage Guide for iCE40 Devices (FPGA-TN-02002).

### 3.1.6. sysDSP

The iCE40 Ultra family provides an efficient sysDSP architecture that is very suitable for low-cost Digital Signal Processing (DSP) functions for mobile applications. Typical functions used in these applications are Multiply, Accumulate, and Multiply-Accumulate. The block can also be used for simple Add and Subtract functions.

#### 3.1.6.1. iCE40 Ultra sysDSP Architecture Features

The iCE40 Ultra sysDSP supports many functions that include the following:

- Single 16-bit x 16-bit Multiplier, or two independent 8-bit x 8-bit Multipliers
- Optional independent pipeline control on Input Register, Output Register, and Intermediate Register for faster clock performance
- Single 32-bit Accumulator, or two independent 16-bit Accumulators
- Single 32-bit, or two independent 16-bit Adder/Subtracter functions, registered or asynchronous
- Cascadable to create wider Accumulator blocks

Figure 3.5 shows the block diagram of the sysDSP block. The block consists of a Multiplier section followed by an Accumulator, with optional Input Register, Output Register and Intermediate Register for faster clock performance.






Figure 3.5. svsDSP	<b>Eunctional Block</b>	Diagram	(16-bit x 16-bit	Multiply-Accumulate)
inguie J.J. Sysbor	i unctional block	Diagram	(TO-DIC X TO-DIC	widitipiy-Accumulate

Primitive Port Name	Width	Input/ Output	Function	Default
CLK	1	Input	Clock Input. Applies to all clocked elements in the sysDSP block	-
CE	1	Input	Clock Enable Input. Applies to all clocked elements in the sysDSP block. 0 – Not enabled 1 – Enabled	0 – Enabled
A[15:0]	16	Input	Input to the A Register. Feeds the Multiplier or is a direct input to the Adder Accumulator	16'b0
B[15:0]	16	Input	Input to the B Register. Feeds the Multiplier or is a direct input to the Adder Accumulator	16'b0
C[15:0]	16	Input	Input to the C Register. It is a direct input to the Adder Accumulator	16'b0
D[15:0]	16	Input	Input to the D Register. It is a direct input to the Adder Accumulator	
AHOLD	1	Input	A Register Hold. 0 – Update 1 – Hold	0 – Update
BHOLD	1	Input	B Register Hold. 0 – Update 1 – Hold	0 – Update

Table 3.6.	Output	<b>Block Port</b>	Description
------------	--------	-------------------	-------------



Primitive Port Name	Width	Input/ Output	Function	Default
CHOLD	1	Input	C Register Hold. 0 – Update 1 – Hold	0 – Update
DHOLD	1	Input	D Register Hold. 0 – Update 1 – Hold	0 – Update
IRSTTOP	1	Input	Reset input to A and C input registers, and the pipeline registers in the upper half of the Multiplier Section. 0 – No reset 1 – Reset	0 – No reset
IRSTBOT	1	Input	Reset input to B and D input registers, and the pipeline registers in the lower half of the Multiplier Section. It also resets the Multiplier result pipeline register. 0 – No reset 1 – Reset	0 – No reset
O[31:0]	32	Output	<ul> <li>Output of the sysDSP block. This output can be:</li> <li>O[31:0] – 32-bit result of 16x16 Multiplier or MAC</li> <li>O[31:16] – 16-bit result of 8x8 upper half Multiplier or MAC</li> <li>O[15:0] – 16-bit result of 8x8 lower half Multiplier or MAC</li> </ul>	_
OHOLDTOP	1	Input	High-order (upper half) Accumulator Register Hold. 0 – Update 1 – Hold	0 – Update
ORSTTOP	1	Input	Reset input to high-order (upper half) bits of the Accumulator Register. 0 – No reset 1 – Reset	0 – No reset
OLOADTOP	1	Input	<ul> <li>High-order (upper half) Accumulator Register</li> <li>Accumulate/Load control.</li> <li>0 – Accumulate, register is loaded with Adder/Subtracter results</li> <li>1 – Load, register is loaded with Input C or C Register</li> </ul>	0 – Accumulate
ADDSUBTOP	1	Input	High-order (upper half) Accumulator Add or Subtract select. 0 – Add 1 – Subtract	0 – Add
OHOLDBOT	1	Input	Low-order (lower half) Accumulator Register Hold. 0 – Update 1 – Hold	0 – Update
ORSTBOT	1	Input	Reset input to Low-order (lower half) bits of the Accumulator Register. 0 –No reset 1 – Reset	0 – No reset
OLOADBOT	1	Input	Low-order (lower half) Accumulator Register Accumulate/Load control. 0 – Accumulate, register is loaded with Adder/Subtracter results 1 – Load, register is loaded with Input C or C Register	0 – Accumulate




Primitive Port Name	Width	Input/ Output	Function	Default
ADDSUBBOT	1	Input	Low-order (lower half) Accumulator Add or Subtract select. 0 – Add 1 – Subtract	0 – Add
ACCUMCI	1	Input	Cascade Carry/Borrow input from previous sysDSP block	_
CI	1	Input	Carry/Borrow input from lower logic tile	_
ACCUMCO	1	Output	Cascade Carry/Borrow output to next sysDSP block	—
СО	1	Output	Carry/Borrow output to higher logic tile	_
SIGNEXTIN	1	Input	Sign extension input from previous sysDSP block	—
SIGNEXTOUT	1	Output	Sing extension output to next sysDSP block	_

The iCE40 Ultra sysDSP can support the following functions:

- 8-bit x 8-bit Multiplier
- 16-bit x 16-bit Multiplier
- 16-bit Adder/Subtracter
- 32-bit Adder/Subtracter
- 16-bit Accumulator
- 32-bit Accumulator
- 8-bit x 8-bit Multiply-Accumulate
- 16-bit x 16-bit Multiply-Accumulate

Figure 3.6 shows the path for an 8-bit x 8-bit Multiplier using the upper half of sysDSP block.



#### Figure 3.6. sysDSP 8-bit x 8-bit Multiplier






Figure 3.7 shows the path for a 16-bit x 16-bit Multiplier using both halves of sysDSP block.

Figure 3.7. DSP 16-bit x 16-bit Multiplier

### 3.1.7. sysIO Buffer Banks

iCE40 Ultra devices have up to three I/O banks with independent  $V_{CCIO}$  rails. The configuration SPI interface signals are powered by SPI\_V<sub>CCIO1</sub>. On the 16 WLCSP package,  $V_{CCIO1}$  and  $V_{PP_2V5}$  are connected to the same pin on the package, and must meet the voltage requirement of both supplies. Refer to the

Pin Information Summary table.

#### 3.1.7.1. Programmable I/O (PIO)

The programmable logic associated with an I/O is called a PIO. The individual PIOs are connected to their respective sysIO buffers and pads. The PIOs are placed on the top and bottom of the devices.

© 2018-2020 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02028-2.4






Figure 3.8. I/O Bank and Programmable I/O Cell

The PIO contains three blocks: an input register block, output register block iCEGate<sup>™</sup> and tri-state register block. To save power, the optional iCEGate latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Note that the freeze signal is common to the bank. These blocks can operate in a variety of modes along with the necessary clock and selection logic.

### 3.1.7.2. Input Register Block


The input register blocks for the PIOs on all edges contain registers that can be used to condition high-speed interface signals before they are passed to the device core.

### 3.1.7.3. Output Register Block


The output register block can optionally register signals from the core of the device before they are passed to the sysIO buffers.

Figure 3.9 shows the input/output register block for the PIOs.





☐ = Statically defined by configuration program.



#### Table 3.7. PIO Signal List

Pin Name	I/О Туре	Description
OUTPUT_CLK	Input	Output register clock
CLOCK_ENABLE	Input	Clock enable
INPUT_CLK	Input	Input register clock
OUTPUT_ENABLE	Input	Output enable
D_OUT_0/1	Input	Data from the core
D_IN_0/1	Output	Data to the core
LATCH_INPUT_VALUE	Input	Latches/holds the Input Value

<sup>© 2018-2020</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



### 3.1.8. sysIO Buffer

Each I/O is associated with a flexible buffer referred to as a sysIO buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysIO buffers allow users to implement a wide variety of standards that are found in today's systems with LVCMOS interfaces.

#### 3.1.8.1. Typical I/O Behavior during Power-up

The internal power-on-reset (POR) signal is deactivated when  $V_{CC}$ , SPI\_ $V_{CCIO1}$  and  $V_{PP_2V5}$  reach the level defined in Table 4.4. After the POR signal is deactivated, the FPGA core logic becomes active. You must ensure that all  $V_{CCIO}$  banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. The default configuration of the I/O pins in a device prior to configuration is tri-stated with a weak pull-up to  $V_{CCIO}$ . The I/O pins maintain the pre-configuration state until  $V_{CC}$ , SPI\_ $V_{CCIO1}$  and  $V_{PP_2V5}$  reach the defined levels. The I/Os take on the software user-configured settings only after POR signal is deactivated and the device performs a proper download/configuration. Unused I/Os are automatically blocked and the pull-up termination is disabled.

#### 3.1.8.2. Supported Standards

The iCE40 Ultra sysIO buffer supports both single-ended input/output standards, and used as differential comparators. The buffer supports the LVCMOS 1.8 V, 2.5 V, and 3.3 V standards. The buffer has individually configurable options for bus maintenance (weak pull-up or none).

Table 3.8 and Table 3.9 show the I/O standards (together with their supply and reference voltages) supported by the iCE40 Ultra devices.

#### 3.1.8.3. Differential Comparators

The iCE40 Ultra devices provide differential comparator on pairs of I/O pins. These comparators are useful in some mobile applications. See the

Pin Information Summary section to locate the corresponding paired I/Os with differential comparators.

#### Table 3.8. Supported Input Standards

I/O Standard	V <sub>CCIO</sub> (Typical)			
	3.3 V	2.5 V	1.8 V	
Single-Ended Interfaces				
LVCMOS33	Yes	—	—	
LVCMOS25	—	Yes	—	
LVCMOS18	_	_	Yes	

#### **Table 3.9. Supported Output Standards**

I/O Standard	V <sub>CCIO</sub> (Typical)
Single-Ended Interfaces	
LVCMOS33	3.3 V
LVCMOS25	2.5 V
LVCMOS18	1.8 V



### 3.1.9. On-Chip Oscillator

The iCE40 Ultra devices feature two different frequency Oscillator. One is tailored for low-power operation that runs at low frequency (LFOSC). Both Oscillators are controlled with internally generated current.

The LFOSC runs at nominal frequency of 10 kHz. The high frequency oscillator (HFOSC) runs at a nominal frequency of 48 MHz, divisible to 24 MHz, 12 MHz, or 6 MHz by user option. The LFOSC can be used to perform all always-on functions, with the lowest power possible. The HFOSC can be enabled when the always-on functions detect a condition that would need to wake up the system to perform higher frequency functions.

### 3.1.10. User I<sup>2</sup>C IP

The iCE40 Ultra devices have two I<sup>2</sup>C IP cores. Either of the two cores can be configured either as an I<sup>2</sup>C master or as an I<sup>2</sup>C slave. The pins for the I<sup>2</sup>C interface are not pre-assigned. User can use any General Purpose I/O pins.

In each of the two cores, there are options to delay the either the input or the output, or both, by 50 ns nominal, using dedicated on-chip delay elements. This provides an easier interface with any external I<sup>2</sup>C components.

When the IP core is configured as master, it will be able to control other devices on the I<sup>2</sup>C bus through the preassigned pin interface. When the core is configured as the slave, the device will be able to provide I/O expansion to an I<sup>2</sup>C Master. The I<sup>2</sup>C cores support the following functionality:

- Master and Slave operation
- 7-bit and 10-bit addressing
- Multi-master arbitration support
- Clock stretching
- Up to 400 kHz data transfer speed
- General Call support
- Optionally delaying input or output data, or both

For further information on the User I<sup>2</sup>C, refer to iCE40 SPI/I2C Hardened IP Usage Guide (FPGA-TN-02010).

### 3.1.11. User SPI IP

The iCE40 Ultra devices have two SPI IP cores. The pins for the SPI interface are not pre-assigned. User can use any General Purpose I/O pins. Both SPI IP cores can be configured as a SPI master or as a slave. When the SPI IP core is configured as a master, it controls the other SPI enabled devices connected to the SPI Bus. When SPI IP core is configured as a slave, the device will be able to interface to an external SPI master.

The SPI IP core supports the following functions:

- Configurable Master and Slave modes
- Full-Duplex data transfer
- Mode fault error flag with CPU interrupt capability
- Double-buffered data register
- Serial clock with programmable polarity and phase
- LSB First or MSB First Data Transfer

For further information on the User SPI, refer to iCE40 SPI/I2C Hardened IP Usage Guide (FPGA-TN-02010).

### 3.1.12. High Current LED Drive I/O Pins

The iCE40 Ultra family devices offer multiple high current LED drive outputs in each device in the family to allow the iCE40 Ultra product to drive LED signals directly on mobile applications.

There are three outputs on each device that can sink up to 24 mA current. These outputs are open-drain outputs, and provides sinking current to an LED connecting to the positive supply. These three outputs are designed to drive the RBG LEDs, such as the service LED found in a lot of mobile devices. An embedded RGB PWM IP is also offered in the family. This RGB drive current is user programmable from 4 mA to 24 mA, in increments of 4 mA. This output functions as General Purpose I/O with open-drain when the high current LED drive is not needed.

<sup>© 2018-2020</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



There is one output on each device that can sink up to 500 mA current. This output is open-drain, and provides sinking current to drive an external IR LED connecting to the positive supply. This IR drive current is user programmable from 50 mA to 500 mA in increments of 50 mA. This output functions as General Purpose I/O with opendrain when the high current LED drive is not needed.

### 3.1.13. Embedded PWM IP

To provide an easier usage of the RGB high current drivers to drive RGB LED, a Pulse-Width Modulator IP can be embedded into the user design. This PWM IP provides the flexibility for user to dynamically change the settings on the ON-time duration, OFF-time duration, and ability to turn the LED lights on and off gradually with user set breath-on and breath-off time.

• For additional information on the PWM IP, refer to iCE40 LED Driver Usage Guide (FPGA-TN-02021).

### 3.1.14. Non-Volatile Configuration Memory

All iCE40 Ultra devices provide a Non-Volatile Configuration Memory (NVCM) block which can be used to configure the device.

• For more information on the NVCM, refer to iCE40 Programming and Configuration (FPGA-TN-02001).



# 3.2. iCE40 Ultra Programming and Configuration

This section describes the programming and configuration of the iCE40 Ultra family.

### 3.2.1. Device Programming

The NVCM memory can be programmed through the SPI port. The SPI port is located in Bank 1, using SPI\_V<sub>CCI01</sub> power supply.

### 3.2.2. Device Configuration

There are various ways to configure the Configuration RAM (CRAM), using SPI port, including:

- From an SPI Flash (Master SPI mode)
- System microprocessor to drive a Serial Slave SPI port (SSPI mode)
- For more details on configuring the iCE40 Ultra, refer to iCE40 Programming and Configuration (FPGA-TN-02001).

### 3.2.3. Power Saving Options

The iCE40 Ultra devices feature iCEGate and PLL low power mode to allow users to meet the static and dynamic power requirements of their applications. Table 3.10 describes the function of these features.

Device Subsystem	Feature Description
PLL	When LATCHINPUTVALUE is enabled, puts the PLL into low-power mode; PLL output held static at last input clock value.
iCEGate	To save power, the optional iCEGate latch can selectively freeze the state of individual, non-registered inputs within an I/O bank. Registered inputs are effectively frozen by their associated clock or clock-enable control.

#### Table 3.10. iCE40 Ultra Power Saving Features Description



# 4. DC and Switching Characteristics

## 4.1. Absolute Maximum Ratings

#### Table 4.1. Absolute Maximum Ratings <sup>1, 2. 3</sup>

Parameter	Min	Max	Unit
Supply Voltage V <sub>cc</sub>	-0.5	1.42	V
Output Supply Voltage V <sub>CCIO</sub>	-0.5	3.60	V
NVCM Supply Voltage V <sub>PP_2V5</sub>	-0.5	3.60	V
PLL Supply Voltage V <sub>CCPLL</sub>	-0.5	1.42	V
I/O Tri-state Voltage Applied	-0.5	3.60	V
Dedicated Input Voltage Applied	-0.5	3.60	V
Storage Temperature (Ambient)	-65	150	°C
Junction Temperature (T <sub>J</sub> )	-65	125	°C

Notes:

1. Stress above those listed under Absolute Maximum Ratings may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

- 2. Compliance with Thermal Management document is required.
- 3. All voltages referenced to GND.

# 4.2. Recommended Operating Conditions

#### Table 4.2. Recommended Operating Conditions <sup>1</sup>

Symbol	Parameter	Parameter		Max	Unit
V <sub>CC</sub> <sup>1</sup>	Core Supply Voltage		1.14	1.26	V
		Slave SPI Configuration	1.714	3.46	V
N .	V <sub>PP_2V5</sub> NVCM Programming and	Master SPI Configuration	2.30	3.46	V
V <sub>PP_2V5</sub>	Operating Supply Voltage	Configuration from NVCM	2.30	3.46	V
		NVCM Programming	2.30	3.00	V
V <sub>CCIO</sub> <sup>1, 2, 3</sup>	I/O Driver Supply Voltage	V <sub>CCIO_0</sub> , SPI_V <sub>CCIO1</sub> , V <sub>CCIO_2</sub>	1.71	3.46	V
V <sub>CCPLL</sub>	PLL Supply Voltage	PLL Supply Voltage		1.26	V
t <sub>JCOM</sub>	Junction Temperature Com	Junction Temperature Commercial Operation		85	°C
t <sub>JIND</sub>	Junction Temperature, Indu	Junction Temperature, Industrial Operation		100	°C
t <sub>PROG</sub>	Junction Temperature NVC	M Programming	10	30	°C

Notes:

 Like power supplies must be tied together if they are at the same supply voltage and they meet the power up sequence requirement. See the Power-up Supply Sequence section. V<sub>CC</sub> and V<sub>CCPLL</sub> are recommended to be tied together to the same supply with an RC-based noise filter between them. Refer to iCE40 Hardware Checklist (FPGA-TN-02006).

- 2. See recommended voltages by I/O standard in subsequent table.
- 3.  $V_{CCIO}$  pins of unused I/O banks should be connected to the  $V_{CC}$  power supply on boards.
- V<sub>PP\_2V5</sub> can, optionally, be connected to a 1.8 V (+/-5%) power supply in Slave SPI Configuration modes subject to the condition that none of the HFOSC/LFOSC and RGB LED driver features are used. Otherwise, V<sub>PP\_2V5</sub> must be connected to a power supply with a minimum 2.30 V level.



## 4.3. Power Supply Ramp Rates

#### Table 4.3. Power Supply Ramp Rates <sup>1, 2</sup>

Symbol	Parameter	Min	Max	Unit
t <sub>RAMP</sub>	Power supply ramp rates for all power supplies	0.6	10	V/ms

Notes:

1. Assumes monotonic ramp rates.

2. Power up sequence must be followed. See the Power-up Supply Sequence section.

## 4.4. Power-On Reset

All iCE40 Ultra devices have on-chip Power-On-Reset (POR) circuitry to ensure proper initialization of the device. Only three supply rails are monitored by the POR circuitry as follows: (1)  $V_{CC}$ , (2) SPI\_ $V_{CCIO1}$  and (3)  $V_{PP_2V5}$ . All other supply pins have no effect on the power-on reset feature of the device. Note that all supply voltage pins must be connected to power supplies for normal operation (including device configuration).

## 4.5. Power-up Supply Sequence

It is recommended to bring up the power supplies in the following order. Note that there is no specified timing delay between the power supplies, however, there is a requirement for each supply to reach a level of 0.5 V, or higher, before any subsequent power supplies in the sequence are applied.

- V<sub>cc</sub> and V<sub>cCPLL</sub> should be the first two supplies to be applied. Note that these two supplies can be tied together subject to the recommendation to include an RC-based noise filter on the V<sub>CCPLL</sub>. Refer to iCE40 Hardware Checklist (FPGA-TN-02006).
- 2.  $S_{Pl_VCCIO1}$  should be the next supply, and can be applied anytime after the previous supplies (V<sub>CC</sub> and V<sub>CCPLL</sub>) have reached a level of 0.5 V or higher.
- 3.  $V_{PP_2VS}$  should be the next supply, and can be applied anytime after previous supplies (V<sub>CC</sub>, V<sub>CCPLL</sub> and SPI\_V<sub>CCIO1</sub>) have reached a level of 0.5 V or higher.
- 4. **Other Supplies** (V<sub>CCI00</sub> and V<sub>CCI02</sub>) do not affect device power-up functionality, and they can be applied any time after the initial power supplies (V<sub>CC</sub> and V<sub>CCPLL</sub>) have reached a level of 0.5 V or greater.

There is no power down sequence required. However, when partial power supplies are powered down, it is required that the above sequence is followed when these supplies are powered up again.

## 4.6. External Reset

When all power supplies have reached their minimum operating voltage defined in Table 4.2, it is required to either keep CRESET\_B LOW, or toggle CRESET\_B from HIGH to LOW, for a duration of tCRESET\_B, and release it to go HIGH, to start configuration download from either the internal NVCM or the external Flash memory.

Figure 4.1 shows Power-Up sequence when SPI\_V<sub>CCIO1</sub> and  $V_{PP_2V5}$  are not connected together, and the CRESET\_B signal triggers configuration download. Figure 4.2 shows when SPI\_V<sub>CCIO1</sub> and  $V_{PP_2V5}$  connected together.

All power supplies should be powered up during configuration. Before and during configuration, the I/Os are held in tristate. I/Os are released to user functionality once the device has finished configuration.








Figure 4.1. Power Up Sequence with SPI\_V<sub>CCI01</sub> and V<sub>PP\_2V5</sub> Not Connected Together





# 4.7. Power-On-Reset Voltage Levels

#### Table 4.4. Power-On-Reset Voltage Levels\*

Symbol	Parameter	Min	Max	Unit	
			0.62	0.92	V
VPORUP	Power-On-Reset ramp up trip point (circuit monitoring $V_{CC}$ , $S_{PI_VCCIO1}$ , and $V_{PP_2V5}$ )	SPI_V <sub>CCI01</sub>	0.87	1.50	V
		V <sub>PP_2V5</sub>	0.90	1.53	V
		V <sub>cc</sub>	_	0.79	V
VPORDN	Power-On-Reset ramp down trip point (circuit monitoring $V_{CC}$ , $S_{PL_VCCIO1}$ , and $V_{PP_2V5}$ )	SPI_V <sub>CCI01</sub>	_	1.50	V
		V <sub>PP_2V5</sub>	-	1.53	V

**Note**: These POR trip points are only provided for guidance. Device operation is only characterized for power supply voltages specified under recommended operating conditions.



# 4.8. ESD Performance

Please contact Lattice Semiconductor for additional information.

## **4.9. DC Electrical Characteristics**

Over recommended operating conditions.

#### **Table 4.5. DC Electrical Characteristics**

Symbol	Parameter	Condition	Min	Тур	Max	Unit
<sub>IL</sub> ,   <sub>IH</sub> <sup>1, 3, 4</sup>	Input or I/O Leakage	$0 V < V_{IN} < V_{CCIO} + 0.2 V$	_	_	±10	μΑ
C1	I/O Capacitance <sup>2</sup>	$V_{CCIO} = 3.3 V, 2.5 V, 1.8 V$ $V_{CC} = Typ, V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 V$	-	6	_	pf
C <sub>2</sub>	Global Input Buffer Capacitance <sup>2</sup>	$V_{CCIO} = 3.3 V, 2.5 V, 1.8 V$ $V_{CC} = Typ, V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 V$	-	6	_	pf
C <sub>3</sub>	24 mA LED I/O Capacitance	$V_{CC}$ = Typ, $V_{IO}$ = 0 to 35 V	_	15	—	pf
C <sub>4</sub>	400 mA LED I/O Capacitance	$V_{CC}$ = Typ, $V_{IO}$ = 0 to 35 V	_	53	_	pf
V <sub>HYST</sub>	Input Hysteresis	V <sub>CCIO</sub> = 1.8 V, 2.5 V, 3.3 V	_	200	—	mV
		$V_{CCIO}$ = 1.8 V, 0 $\leq$ V_{IN} $\leq$ 0.65 V_{CCIO}	-3	_	-31	μΑ
I <sub>PU</sub>	Internal PIO Pull-up Current	$V_{\text{CCIO}} = 2.5 \text{ V}, 0 \leq V_{\text{IN}} \leq 0.65 \text{ V}_{\text{CCIO}}$	-8	_	-72	μΑ
		$V_{CCIO} = 3.3 \text{ V}, 0 \leq V_{IN} \leq 0.65  V_{CCIO}$	-11	_	-128	μΑ

Notes:

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output driver tri-stated. It is not measured with the output driver active. Internal pull-up resistors are disabled.

2. T<sub>J</sub> 25 °C, f = 1.0 MHz.

3. Refer to  $V_{IL}$  and  $V_{IH}$  in Table 4.11 on page 32.

4. Input pins are clamped to  $V_{CCIO}$  and GND by a diode. When input is higher than  $V_{CCIO}$  or lower than GND, the Input Leakage current will be higher than the  $I_{IL}$  and  $I_{IH}$ .



# 4.10.Supply Current

### Table 4.6. Supply Current <sup>1, 2, 3, 4, 5</sup>

Symbol	ymbol Parameter		Unit
I <sub>CCSTDBY</sub>	Core Power Supply Static Current	71	μA
IPP2V5STDBY	V <sub>PP_2V5</sub> Power Supply Static Current	0.55	μA
ISPI_VCCIO1STDBY	SPI_V <sub>CCIO1</sub> Power Supply Static Current	0.5	μA
ICCIOSTDBY	V <sub>CCIO</sub> Power Supply Static Current	0.5	μA
I <sub>CCPEAK</sub>	Core Power Supply Startup Peak Current	8.0	mA
IPP_2V5PEAK	V <sub>PP_2V5</sub> Power Supply Startup Peak Current	7.0	mA
ISPI_VCCIO1PEAK	SPI_V <sub>CCIO1</sub> Power Supply Startup Peak Current	9.0	mA
I <sub>CCIOPEAK</sub>	V <sub>CCIO</sub> Power Supply Startup Peak Current	7.5	mA

Notes:

1. Assumes blank pattern with the following characteristics: all outputs are tri-stated, all inputs are configured as LVCMOS and held at V<sub>CCIO</sub> or GND, on-chip PLL is off. For more detail with your specific design, use the Power Calculator tool. Power specified with master SPI configuration mode. Other modes may be up to 25% higher.

2. Frequency = 0 MHz.

- 3. T<sub>J</sub> = 25°C, power supplies at nominal voltage.
- 4. Does not include pull-up.
- 5. Startup Peak Currents are measured with decoupling capacitance of 0.1 uF, 10 nF, and 1 nF to the power supply. Higher decoupling capacitance causes higher current.

# 4.11.User I<sup>2</sup>C Specifications

#### Table 4.7. User I<sup>2</sup>C Specifications

Sumbol	Deremeter		STD Mod	e	F	AST Mod	е	Unit
Symbol	Parameter	Min	Тур	Max	Min	Тур	Max	
$f_{SCL}$	Maximum SCL clock frequency	_	_	100	_	_	400	kHz
t <sub>HI</sub>	SCL clock HIGH Time	4	_	_	0.6	_	_	μs
t <sub>LO</sub>	SCL clock LOW Time	4.7	_	_	1.3	_	_	μs
t <sub>su,dat</sub>	Setup time (DATA)	250	_	_	100	_	_	ns
t <sub>hd,dat</sub>	Hold time (DATA)	0	_	_	0	_	_	ns
t <sub>su,sta</sub>	Setup time (START condition)	4.7	_	_	0.6	_	_	μs
t <sub>hd,sta</sub>	Hold time (START condition)	4	_	_	0.6	_	_	μs
t <sub>su,sto</sub>	Setup time (STOP condition)	4	_	_	0.6	_	_	μs
t <sub>BUF</sub>	Bus free time between STOP and START	4.7	_	_	1.3	_	_	μs
t <sub>co,dat</sub>	SCL LOW to DATAOUT valid	_	_	3.4	_	_	0.9	μs



# 4.12.User SPI Specifications

#### Table 4.8. User SPI Specifications 1, 2

Symbol	Symbol Decemeter		STD Mode				
Symbol Parameter		Min	Тур	Max			
f <sub>MAX</sub>	Maximum SCK clock frequency			45	MHz		

Notes:

- 1. All setup and hold time parameters on external SPI interface are design-specific and, therefore, generated by the Lattice Design Software tools. These parameters include the following:
  - t<sub>sUmaster</sub> master Setup time (master mode)
  - t<sub>HOLDmaster</sub> master Hold time (master mode)
  - t<sub>SUslave</sub> slave Setup time (slave mode)
  - t<sub>HOLDslave</sub> slave Hold time (slave mode)
  - t<sub>SCK2OUT</sub> SCK to out (slave mode)
- The SCLK duty cycle needs to be specified in the Lattice Design Software as a timing constraint in order to ensure proper timing check on SCLK HIGH and LOW (t<sub>HI</sub>, t<sub>LO</sub>) time.

# 4.13. Internal Oscillators (HFOSC, LFOSC)

Parameter		Barramatan Dagariatian	Spec	11		
Symbol	Conditions	Parameter Description	Min	Тур	Max	Unit
r	Commercial Temp	HFOSC clock frequency (t <sub>J</sub> = 0 $^{\circ}$ C–85 $^{\circ}$ C)	-10%	48	10%	MHz
f <sub>clkhf</sub>	Industrial Temp	HFOSC clock frequency (t <sub>J</sub> = $-40 \degree C - 100 \degree C$ )	-20%	48	20%	MHz
f <sub>clklf</sub>	_	LFOSC CLKK clock frequency	-10%	10	10%	kHz
DCU	Commercial Temp	HFOSC Duty Cycle (t <sub>J</sub> = 0 °C–85 °C)	45	50	55	%
DCH <sub>CLKHF</sub>	Industrial Temp	HFOSC Duty Cycle (t <sub>J</sub> = $-40 \degree C - 100 \degree C$ )	40	50	60	%
DCH <sub>CLKLF</sub>	_	LFOSC Duty Cycle (Clock High Period)	45	50	55	%
Tsync_on	-	Oscillator output synchronizer delay	-	—	5	Cycles
Tsync_off	-	Oscillator output disable delay	_	_	5	Cycles

### Table 4.9. Internal Oscillators (HFOSC, LFOSC)\*

\*Note: Glitchless enabling and disabling OSC clock outputs.

# 4.14. sysI/O Recommended Operating Conditions

#### Table 4.10. sysI/O Recommended Operating Conditions

Standard	V <sub>CCIO</sub> (V)					
Standard	Min	Тур	Max			
LVCMOS 3.3	3.14	3.3	3.46			
LVCMOS 2.5	2.37	2.5	2.62			
LVCMOS 1.8	1.71	1.8	1.89			

<sup>© 2018-2020</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# **4.15.sysI/O Single-Ended DC Electrical Characteristics**

Table 4.11. sysI/O Single-Ended DC Electrical Characteristics

Input/Output		VIL	v	VIH		V <sub>OH</sub> Min	I <sub>OL</sub>	I <sub>ОН</sub> Мах	
Standard	tandard Min (V) Max (V) Min (V) Max (V)		(V)	(V)	(mA)	(mA)			
LVCMOS 3.3	-0.3	0.8	2.0	2.0 V <sub>CCIO</sub> + 0.2 V	0.4	V <sub>CCIO</sub> – 0.4	8	-8	
	-0.5	0.8	2.0		0.2	V <sub>CCIO</sub> – 0.2	0.1	-0.1	
LVCMOS 2.5	-0.3	0.7		1 7	<u> </u>	0.4	V <sub>CCIO</sub> – 0.4	6	-6
LVCIVIOS 2.5	-0.3	0.7	1.7	V <sub>CCIO</sub> + 0.2 V	0.2	V <sub>CCIO</sub> – 0.2	0.1	-0.1	
LVCMOS 1.8	0.2	0.25.1/		<u> </u>	0.4	V <sub>CCIO</sub> – 0.4	4	-4	
LVCIVIOS 1.8	-0.3	0.35 V <sub>CCIO</sub>	0.65 V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.2 V	0.2	V <sub>CCIO</sub> – 0.2	0.1	-0.1	

# **4.16.Differential Comparator Electrical Characteristics**

#### Table 4.12. Differential Comparator Electrical Characteristics

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
V <sub>REF</sub>	Reference Voltage to compare, on $V_{\mbox{\scriptsize INM}}$	V <sub>CCIO</sub> = 2.5 V	0.25	V <sub>CCIO</sub> - 0.25 V	V
V <sub>DIFFIN_H</sub>	Differential input HIGH (VINP - VINM)	V <sub>CCIO</sub> = 2.5 V	250	—	mV
V <sub>DIFFIN_L</sub>	Differential input LOW (V <sub>INP</sub> - V <sub>INM</sub> )	V <sub>CCIO</sub> = 2.5 V		-250	mV
l <sub>iN</sub>	Input Current, VINP and VINM	V <sub>CCIO</sub> = 2.5 V	-10	10	μA

# **4.17.Typical Building Block Function Performance**

### 4.17.1. Pin-to-Pin Performance (LVCMOS25)

#### Table 4.13. Pin-to-Pin Performance (LVCMOS25)<sup>1, 2</sup>

Function	Timing	Unit
16-bit decoder	16.5	ns
4:1 MUX	18.0	ns
16:1 MUX	19.5	ns

Notes:

1. The above timing numbers are generated using the Lattice Design Software tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

2. Under worst case operating conditions.



### 4.17.2. Register-to-Register Performance

#### Table 4.14. Register-to-Register Performance<sup>1, 2</sup>

Function	Timing	Unit					
Basic Function							
16:1 MUX	110	MHz					
16-bit adder	100	MHz					
16-bit counter	100	MHz					
64-bit counter	40	MHz					
Embedded Memory Function	Embedded Memory Function						
256x16 Pseudo-Dual Port RAM	150	MHz					

Notes:

1. The above timing numbers are generated using the Lattice Design Software tool. Exact performance may vary with device and tool version. The tool uses internal parameters that have been characterized but are not tested on every device.

2. Under worst case operating conditions.

# 4.18. Derating Logic Timing

Logic timing provided in the following sections of the data sheet and the Lattice design tools are worst case numbers in the operating range. Actual delays may be much faster. Lattice design tools can provide logic timing numbers at a particular temperature and voltage.

# 4.19. Maximum sysIO Buffer Performance

#### Table 4.15. Maximum sysIO Buffer Performance\*

I/O Standard	Max Speed	Unit					
Inputs							
LVCMOS33	250	MHz					
LVCMOS25	250	MHz					
LVCMOS18	250	MHz					
Outputs							
LVCMOS33	250	MHz					
LVCMOS25	250	MHz					
LVCMOS18	155	MHz					

**\*Note**: Measured with a toggling pattern.



# 4.20.iCE40 Ultra Family Timing Adders

Over recommended operating conditions.

#### Table 4.16. iCE40 Ultra Family Timing Adders <sup>1, 2, 3</sup>

Buffer Type	Description	Timing (Typ)	Unit			
Global Clock						
LVCMOS33	LVCMOS, V <sub>CCIO</sub> = 3.3 V	0.18	ns			
LVCMOS25	LVCMOS, V <sub>CCIO</sub> = 2.5 V	0	ns			
LVCMOS18	LVCMOS, V <sub>CCIO</sub> = 1.8 V	0.19	ns			
Pin-LUT-Pin Propagation Delay						
LVCMOS33	LVCMOS, V <sub>CCIO</sub> = 3.3 V	-0.12	ns			
LVCMOS25	LVCMOS, V <sub>CCIO</sub> = 2.5 V	0	ns			
LVCMOS18	LVCMOS, V <sub>CCIO</sub> = 1.8 V	1.32	ns			

Notes:

1. Timing adders are relative to LVCMOS25 and characterized but not tested on every device.

2. LVCMOS timing measured with the load specified in Switching Test Condition table.

3. Commercial timing numbers are shown.

# 4.21.iCE40 Ultra External Switching Characteristics

Over recommended commercial operating conditions.

#### Table 4.17. iCE40 Ultra External Switching Characteristics

Parameter	rameter Description		Min	Max	Unit			
Global Clock								
f <sub>MAX_GBUF</sub>	Frequency for Global Buffer Clock network	All Devices	-	185	MHz			
t <sub>w_gbuf</sub>	Clock Pulse Width for Global Buffer	All Devices	2	_	ns			
t <sub>ISKEW_GBUF</sub>	Global Buffer Clock Skew Within a Device	All Devices	-	500	ps			
Pin-LUT-Pin Prop	Pin-LUT-Pin Propagation Delay							
t <sub>PD</sub>	Best case propagation delay through one LUT logic	All Devices	_	9.0	ns			
General I/O Pin Parameters (Using Global Buffer Clock without PLL)*								
t <sub>skew_io</sub>	Data bus skew across a bank of IOs	All Devices	-	410	ps			
t <sub>co</sub>	Clock to Output – PIO Output Register		-	9.0	ns			
t <sub>su</sub>	Clock to Data Setup – PIO Input Register		-0.5	_	ns			
t <sub>H</sub>	Clock to Data Hold – PIO Input Register	All Devices	5.55	_	ns			
General I/O Pin Parameters (Using Global Buffer Clock with PLL)								
t <sub>COPLL</sub>	Clock to Output – PIO Output Register	All Devices	-	2.9	ns			
t <sub>supll</sub>	Clock to Data Setup – PIO Input Register	All Devices	7.9	_	ns			
t <sub>HPLL</sub>	Clock to Data Hold – PIO Input Register	All Devices	-0.6	_	ns			

\*Note: All the data is from the worst case.



# 4.22.sysCLOCK PLL Timing

Over recommended operating conditions.

Parameter	Descriptions	Conditions	Min	Max	Unit
f <sub>IN</sub>	Input Clock Frequency (REFERENCECLK, EXTFEEDBACK)	_	10	133	MHz
f <sub>out</sub>	Output Clock Frequency (PLLOUT)	-	16	275	MHz
f <sub>vco</sub>	PLL VCO Frequency	-	533	1066	MHz
f <sub>PFD</sub> <sup>3</sup>	Phase Detector Input Frequency	-	10	133	MHz
AC Characteri	stics				
t <sub>DT</sub>	Output Clock Duty Cycle	-	40	60	%
t <sub>PH</sub>	Output Phase Accuracy	-	_	±12	deg
t <sub>орлт</sub> <sup>1, 5, 6</sup>	Output Clock Period Jitter	f <sub>OUT</sub> >= 100 MHz	_	450	ps p-p
		f <sub>OUT</sub> < 100 MHz	_	0.05	UIPP
	Output Clock Cycle-to-Cycle Jitter	f <sub>OUT</sub> >= 100 MHz	_	750	ps p-p
		f <sub>OUT</sub> < 100 MHz	_	0.10	UIPP
	Output Clock Phase Jitter	f <sub>PFD</sub> >= 25 MHz	_	275	ps p-p
		f <sub>PFD</sub> < 25 MHz	-	0.05	UIPP
t <sub>w</sub>	Output Clock Pulse Width	At 90% or 10%	1.33	_	ns
t <sub>LOCK</sub> <sup>2, 3</sup>	PLL Lock-in Time	-	_	50	μs
t <sub>UNLOCK</sub>	PLL Unlock Time	-	-	50	ns
t <sub>ipjit</sub> 4	Input Clock Period Jitter	f <sub>PFD</sub> ≥ 20 MHz	—	1000	ps p-p
		f <sub>PFD</sub> < 20 MHz	_	0.02	UIPP
t <sub>stable</sub> <sup>3</sup>	LATCHINPUTVALUE LOW to PLL Stable	_	_	500	ns
t <sub>STABLE_PW</sub> <sup>3</sup>	LATCHINPUTVALUE Pulse Width	_	100	-	ns
t <sub>RST</sub>	RESET Pulse Width	-	10	—	ns
t <sub>rstrec</sub>	RESET Recovery Time	-	10	—	μs
t <sub>dynamic</sub> wd	DYNAMICDELAY Pulse Width	—	100	_	VCO Cycle

Notes:

1. Period jitter sample is taken over 10,000 samples of the primary PLL output with a clean reference clock. Cycle-to-cycle jitter is taken over 1000 cycles. Phase jitter is taken over 2000 cycles. All values per JESD65B.

2. Output clock is valid after  $t_{LOCK}$  for PLL reset and dynamic delay adjustment.

3. At minimum f<sub>PFD</sub>. As the f<sub>PFD</sub> increases the time will decrease to approximately 60% the value listed.

4. Maximum limit to prevent PLL unlock from occurring. Does not imply the PLL will operate within the output specifications listed in this table.

5. The jitter values will increase with loading of the PLD fabric and in the presence of SSO noise.



# 4.23.sysDSP Timing

Over recommended operating conditions.

#### Table 4.19. sysDSP Timing

Parameter	Description	Min	Max	Unit
f <sub>MAX8x8SMULT</sub>	Max frequency signed MULT8x8 bypassing pipeline register	50	-	MHz
f <sub>MAX16x16SMULT</sub>	Max frequency signed MULT16x16 bypassing pipeline register	50		MHz

# 4.24.SPI Master or NVCM Configuration Time

### Table 4.20. SPI Master or NVCM Configuration Time<sup>1, 2</sup>

Symbol	Parameter	Conditions	Max	Unit
t <sub>config</sub>	POR/CRESET_B to Device I/O Active	All devices – Low Frequency (Default)	95	ms
		All devices – Medium frequency	35	ms
		All devices – High frequency	18	ms

Notes:

1. Assumes sysMEM Block is initialized to an all zero pattern if they are used.

2. The NVCM download time is measured with a fast ramp rate starting from the maximum voltage of POR trip point.



# 4.25.sysCONFIG Port Timing Specifications

Over recommended operating conditions.

### Table 4.21. sysCONFIG Port Timing Specifications

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
All Configura	ation Mode					
t <sub>creset_b</sub>	Minimum CRESET_B LOW pulse width required to restart configuration, from falling edge to rising edge	_	200	_	_	ns
t <sub>DONE_IO</sub>	Number of configuration clock cycles after CDONE goes HIGH before the PIO pins are activated	_	49	_	_	Clock Cycles
Slave SPI			_			-
t <sub>cr_sck</sub>	Minimum time from a rising edge on CRESET_B until the first SPI WRITE operation, first SPI_SCK clock. During this time, the iCE40 Ultra device is clearing its internal configuration memory	_	1200	_	_	μs
f <sub>MAX</sub>		Write	1	—	25	MHz
	CCLK clock frequency	Read <sup>1</sup>	_	15	_	MHz
t <sub>CCLKH</sub>	CCLK clock pulsewidth HIGH	_	20	_	_	ns
t <sub>CCLKL</sub>	CCLK clock pulsewidth LOW	_	20	_	_	ns
t <sub>stsu</sub>	CCLK setup time	-	12	_	_	ns
t <sub>sth</sub>	CCLK hold time	-	12	—	-	ns
t <sub>stco</sub>	CCLK falling edge to valid output	-	13	—	-	ns
Master SPI <sup>3</sup>						
		Low Frequency (Default)	7.0	12.0	17.0	MHz
f <sub>MCLK</sub>	MCLK clock frequency	Medium Frequency <sup>2</sup>	21.0	33.0	45.0	MHz
			33.0	53.0	71.0	MHz
t <sub>MCLK</sub>	CRESET_B HIGH to first MCLK edge		1200	—	_	μs
t <sub>su</sub>	CCLK setup time <sup>4</sup>	—	9.9	—	—	ns
T <sub>HD</sub>	CCLK hold time		1	_	_	ns

Notes:

1. Supported with 1.2 V V<sub>CC</sub> and at 25  $^{\circ}$ C.

2. Extended range  $f_{MAX}$  Write operations support up to 53 MHz with 1.2 V V\_{CC} and at 25  $^{\circ}\text{C}.$ 

3.  $t_{SU}\,and\,t_{HD}\,timing\,must$  be met for all MCLK frequency choices.

4. For considerations of SPI Master Configuration Mode, please refer to iCE40 Programming and Configuration (FPGA-TN-02001).



## 4.26.RGB LED and IR LED Drive

### Table 4.22. RGB LED and IR LED Drive

Symbol	Parameter	Min	Max	Unit
I <sub>LED_ACCURACY</sub>	RGB0, RGB1, RGB2 Sink Current Accuracy to selected current @ V <sub>LEDOUT</sub> >= 0.5 V	-12	+12	%
I <sub>LED_MATCH</sub>	RGB0, RGB1, RGB2 Sink Current Matching among the 3 outputs @ $V_{LEDOUT} >= 0.5 V$	-5	+5	%
IIR_ACCURACY	IR LED Sink Current Accuracy to selected current @ V <sub>IROUT</sub> >= 0.8 V	-14	+14	%

## 4.27.Switching Test Conditions

Figure 4.3 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are listed in Table 4.23.




Figure 4.3. Output Test Load, LVCMOS Standards

### Table 4.23. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R <sub>1</sub>	CL	Timing Reference	VT
			LVCMOS 3.3 = 1.5 V	—
LVCMOS settings (L $\geq$ H, H $\geq$ L)	8	0 pF	LVCMOS 2.5 = $V_{CCIO}/2$	—
			LVCMOS 1.8 = $V_{CCIO}/2$	—
LVCMOS 3.3 (Z ≥ H)			1.5 V	V <sub>OL</sub>
LVCMOS 3.3 (Z ≥ L)			1.5 V	V <sub>OH</sub>
Other LVCMOS ( $Z \ge H$ )	100	0 ~5	V <sub>CCIO</sub> /2	Vol
Other LVCMOS ( $Z \ge L$ )	188	0 pF	V <sub>CCIO</sub> /2	V <sub>OH</sub>
LVCMOS (H ≥ Z)			V <sub>OH</sub> – 0.15 V	V <sub>OL</sub>
LVCMOS ( $L \ge Z$ )			V <sub>OL</sub> – 0.15 V	V <sub>OH</sub>

Note: Output test conditions for all other interfaces are determined by the respective standards.



# 5. Pinout Information

## 5.1. Signal Descriptions

### 5.1.1. Power Supply Pins

Signal Name	Function	I/O	Description
V <sub>cc</sub>	Power	_	Core Power Supply
V <sub>CCIO_0</sub> , SPI_V <sub>CCIO1</sub> , V <sub>CCIO_2</sub>	Power	_	Power for I/Os in Bank 0, 1, and 2.
V <sub>PP_2V5</sub>	Power	_	Power for NVCM programming and operations.
V <sub>CCPLL</sub>	Power	_	Power for PLL.
GND	GROUND	_	Ground
GND_LED	GROUND	_	Ground for LED drivers. Should connect to GND on board.

## 5.1.2. Configuration Pins

Signal Name	Function	I/O	Description
CRESETB	Configuration	I	Configuration Reset, active LOW. No internal pull-up resistor. Either actively driven externally or connect a 10 k $\Omega$ pull-up to $V_{CCIO_1}$ .
CDONE	Configuration	I/O	Configuration Done. Includes a weak pull-up resistor to $\ensuremath{SPI_{CCIO1}}$
CDONE	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.



## 5.1.3. Configuration SPI Pins

Signal Name		Function		
Primary	Secondary	Function	I/O	Description
CRESETB	-	Configuration	I	Configuration Reset, active LOW. No internal pull-up resistor. Either actively driven externally or connect a 10 k $\Omega$ pull-up to SPI_V <sub>CCI01</sub> .
PIOB_xx	CDONE	Configuration	Ι	Configuration Done. Includes a weak pull-up resistor to SPI_V <sub>CCI01</sub> .
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
PIOB_34a	SPI_SCK	Configuration	I/O	<ul> <li>This pin is shared with device configuration. During configuration:</li> <li>In Master SPI mode, this pin outputs the clock to external SPI memory.</li> <li>In Slave SPI mode, this pin inputs the clock from external processor.</li> </ul>
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
PIOB_32a	SPI_SO	Configuration	Output	<ul> <li>This pin is shared with device configuration. During configuration:</li> <li>In Master SPI mode, this pin outputs the command data to external SPI memory.</li> <li>In Slave SPI mode, this pin connects to the MISO pin of the external processor.</li> </ul>
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
PIOB_33b	SPI_SI	Configuration	Input	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin receives data from external SPI memory. In Slave SPI mode, this pin connects to the MOSI pin of the external processor.
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
PIOB_35b	SPI_SS	Configuration	I/O	This pin is shared with device configuration. During configuration: In Master SPI mode, this pin outputs to the external SPI memory. In Slave SPI mode, this pin inputs CSN from the external processor.
		General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.



### 5.1.4. Global Pins

Signal Name		Function	ı/o	Description
Primary	Secondary	Function	1/0	Description
PIOT_46b	G0	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
		Global	Input	Global input used for high fanout, or clock/ reset net. The G0 pin drives the GBUF0 global buffer.
PIOT_45a	G1	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
		Global	Input	Global input used for high fanout, or clock/ reset net. The G1 pin drives the GBUF1 global buffer.
PIOT_25b	G3	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
		Global	Input	Global input used for high fanout, or clock/ reset net. The G3 pin drives the GBUF3 global buffer.
PIOT_12a	G4	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
		Global	Input	Global input used for high fanout, or clock/ reset net. The G4 pin drives the GBUF4 global buffer.
PIOT_11b	G5	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
		Global	Input	Global input used for high fanout, or clock/ reset net. The G5 pin drives the GBUF5 global buffer.
PIOB_3b	G6	General I/O	I/O	In user mode, after configuration, this pin can be programmed as general I/O in user function.
		Global	Input	Global input used for high fanout, or clock/ reset net. The G6 pin drives the GBUF6 global buffer.

### 5.1.5. LED Pins

Signal Name	Function	I/O	Description
RGB0	General I/O	Open-Drain I/O	In user mode, with user's choice, this pin can be programmed as open drain I/O in user function.
	LED	Open-Drain Output	In user mode, with user's choice, this pin can be programmed as open drain 24 mA output to drive external LED.
RGB1	General I/O	Open-Drain I/O	In user mode, with user's choice, this pin can be programmed as open drain I/O in user function.
	LED	Open-Drain Output	In user mode, with user's choice, this pin can be programmed as open drain 24 mA output to drive external LED.
RGB2	General I/O	Open-Drain I/O	In user mode, with user's choice, this pin can be programmed as open drain I/O in user function.
	LED	Open-Drain Output	In user mode, with user's choice, this pin can be programmed as open drain 24 mA output to drive external LED.
IRLED	General I/O	Open-Drain I/O	In user mode, with user's choice, this pin can be programmed as open drain I/O in user function.
	LED	Open-Drain Output	In user mode, with user's choice, this pin can be programmed as open drain 400 mA output to drive external LED.
PIOT_xx	General I/O	I/O	In user mode, with user's choice, this pin can be programmed as I/O in user function in the top (xx = I/O

<sup>© 2018-2020</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Signal Name	Function	I/O	Description
			location).
PIOB_xx	General I/O	Ι/Ο	In user mode, with user's choice, this pin can be programmed as I/O in user function in the bottom (xx = I/ O location).


# 5.2. Pin Information Summary

D'			iCE5LP1K			iCE5LP2K			iCE5LP4K	
Pin Type		CM36	SWG36	SG48*	CM36	SWG36	SG48*	CM36	SWG36	SG48*
General Purpose	Bank 0	12	5	17	12	5	17	12	5	17
I/O Per Bank	Bank 1	4	15	14	4	15	14	4	15	14
	Bank 2	10	6	8	10	6	8	10	6	8
Total General Purpose I/Os		26	26	39	26	26	39	26	26	39
V <sub>CC</sub>		1	1	2	1	1	2	1	1	2
V <sub>CCIO</sub>	Bank 0	1	1	1	1	1	1	1	1	1
	Bank 1	1	1	1	1	1	1	1	1	1
	Bank 2	1	1	1	1	1	1	1	1	1
V <sub>CCPLL</sub>		1	1	1	1	1	1	1	1	1
V <sub>PP_2V5</sub>		1	1	1	1	1	1	1	1	1
Dedicated Config Pi	ns	1	1	2	1	1	2	1	1	2
GND		2	2	0	2	2	0	2	2	0
GND_LED		1	1	0	1	1	0	1	1	0
Total Balls		36	36	48	36	36	48	36	36	48

\*Note: 48-pin QFN package (SG48) requires the package paddle to be connected to GND.



## 5.3. iCE40 Ultra Part Number Description



### 5.3.1. Tape and Reel Quantity

Package	TR Quantity
CM36	4,000
SWG36	5,000
SG48	2,000

## 5.4. Ordering Part Numbers

### 5.4.1. Industrial

Part Number	LUTs	Supply Voltage	Package	Pins	Temperature
iCE5LP1K-CM36ITR	1100	1.2 V	Halogen-Free ucfBGA	36	IND
iCE5LP1K-CM36ITR50	1100	1.2 V	Halogen-Free ucfBGA	36	IND
iCE5LP1K-CM36ITR1K	1100	1.2 V	Halogen-Free ucfBGA	36	IND
iCE5LP1K-SWG36ITR	1100	1.2 V	Halogen-Free WLCSP	36	IND
iCE5LP1K-SWG36ITR50	1100	1.2 V	Halogen-Free WLCSP	36	IND
iCE5LP1K-SWG36ITR1K	1100	1.2 V	Halogen-Free WLCSP	36	IND
iCE5LP1K-SG48ITR	1100	1.2 V	Halogen-Free QFN	48	IND
iCE5LP1K-SG48ITR50	1100	1.2 V	Halogen-Free QFN	48	IND
iCE5LP2K-CM36ITR	2048	1.2 V	Halogen-Free ucfBGA	36	IND
iCE5LP2K-CM36ITR50	2048	1.2 V	Halogen-Free ucfBGA	36	IND
iCE5LP2K-CM36ITR1K	2048	1.2 V	Halogen-Free ucfBGA	36	IND
iCE5LP2K-SWG36ITR	2048	1.2 V	Halogen-Free WLCSP	36	IND
iCE5LP2K-SWG36ITR50	2048	1.2 V	Halogen-Free WLCSP	36	IND
iCE5LP2K-SWG36ITR1K	2048	1.2 V	Halogen-Free WLCSP	36	IND
iCE5LP2K-SG48ITR	2048	1.2 V	Halogen-Free QFN	48	IND
iCE5LP2K-SG48ITR50	2048	1.2 V	Halogen-Free QFN	48	IND
iCE5LP4K-CM36ITR	3520	1.2 V	Halogen-Free ucfBGA	36	IND
iCE5LP4K-CM36ITR50	3520	1.2 V	Halogen-Free ucfBGA	36	IND
iCE5LP4K-CM36ITR1K	3520	1.2 V	Halogen-Free ucfBGA	36	IND
iCE5LP4K-SWG36ITR	3520	1.2 V	Halogen-Free WLCSP	36	IND
iCE5LP4K-SWG36ITR50	3520	1.2 V	Halogen-Free WLCSP	36	IND



Part Number	LUTs	Supply Voltage	Package	Pins	Temperature
iCE5LP4K-SWG36ITR1K	3520	1.2 V	Halogen-Free WLCSP	36	IND
iCE5LP4K-SG48ITR	3520	1.2 V	Halogen-Free QFN	48	IND
iCE5LP4K-SG48ITR50	3520	1.2 V	Halogen-Free QFN	48	IND



# References

For more information, refer to the following resources:

- iCE40 Programming and Configuration (FPGA-TN-02001)
- iCE40 SPI/I2C Hardened IP Usage Guide (FPGA-TN-02010)
- Advanced iCE40 SPI/I2C Hardened IP Usage Guide (FPGA-TN-02011)
- Memory Usage Guide for iCE40 Devices (FPGA-TN-02002)
- iCE40 sysCLOCK PLL Design and Usage Guide (FPGA-TN-02052)
- iCE40 Hardware Checklist (FPGA-TN-02006)
- iCE40 LED Driver Usage Guide (FPGA-TN-02021)
- DSP Function Usage Guide for iCE40 Devices (FPGA-TN-02007)
- iCE40 Oscillator Usage Guide (FPGA-TN-02008)
- iCE40 Ultra Pinout Files
- iCE40 Ultra Pin Migration Files
- Thermal Management
- Lattice design tools
- Schematic Symbols
- Package Diagrams



# **Technical Support**

For assistance, submit a technical support case at www.latticesemi.com/techsupport.



# **Revision History**

### Revision 2.4, August 2020

Section	Change Summary	
Disclaimers	Added this section.	
Architecture	<ul> <li>Removed paragraph regarding SCLK and SDI inputs from sysCLOCK Phase Locked Loops (PLLs) section.</li> <li>Updated linked reference.</li> <li>Modified Figure 3.3. PLL Diagram.</li> </ul>	
References	Updated document ID of sysCLOCK PLL Design and Usage Guide.	

#### Revision 2.3, August 2018

Section	Change Summary
DC and Switching Characteristics	Updated sysCONFIG Port Timing Specifications section. Updated $t_{CR\_SCK}$ parameter in Table 4.21.
Pinout Information	Updated Configuration SPI Pins section. Updated secondary signal names from SPI_SDO to SPI_SO and from SPI_SS_B to SPI_SS.

### Revision 2.2, March 2018

Section	Change Summary
Architecture	Updated sysDSP section.
	• In supported functions list, corrected "Intermediate Reg" to "Intermediate Register for".
	Revised description of sysDSP block diagram.
	• Revised port names in Figure 3.5, Figure 3.6 and Figure 3.7.
	• Removed Signal column from Table 3.6.
	• Revised description of Figure 3.7 to "using both halves of sysDSP block".

### Revision 2.1, January 2018

Section	Change Summary
All	Changed document number from DS1048 to FPGA-DS-02028.
	Updated document template.
	Updated linked references.
Product Family	Updated Product Family section. In Table 2.1. iCE40 Ultra Family Selection Guide, changed 48-ball QFN to 48-pin QFN.
Architecture	Updated sysDSP section.
	• In supported functions list, corrected "Intermediate Reg" to "Intermediate Register for".
	Revised description of sysDSP block diagram.
	• Revised port names in Figure 3.5, Figure 3.6 and Figure 3.7.
	Removed Signal column from Table 3.6.
	Revised description of Figure 3.7 to "using both halves of sysDSP block".
References	Updated Corrected link to Schematic Symbols.
	Added link to the iCE40 Ultra Pinout Files and the iCE40 Ultra Pin Migration Files.
	Added reference to the Package Diagrams Data Sheet.

#### Revision 2.0, June 2016

Section	Change Summary
General Description	Updated General Description section. Changed "high current driver" to "high current IR driver".
Product Family	<ul> <li>Updated Product Family section. In Table 2.1. iCE40 Ultra Family Selection Guide, corrected HF Oscillator (48 kHz) to (48 MHz).</li> <li>Added "RGB LED and IR LED" to configurable Controllers.</li> <li>Added "LED" to RGB control functions.</li> </ul>



Section	Change Summary
Architecture	Updated Architecture Overview section.
	• Changed content to "The Programmable Logic Blocks (PLB) and sysMEM EBR blocks, are arranged in a two-dimensional grid with rows and columns. Each column has either PLB or EBR blocks."
	Changed "high current LED sink" to "high current RGB and IR LED sinks".
	Updated sysCLOCK Phase Locked Loops (PLLs) section. Corrected V <sub>CCPLL</sub> character format in Figure 3.3. PLL Diagram.
	Updated sysMEM Embedded Block RAM Memory section. Updated footnote in Table 3.4. sysMEM Block Configurations*.
	Updated sysIO Buffer Banks section.
	<ul> <li>Changed statement to "The configuration SPI interface signals are powered by SPI_V<sub>CCIO1</sub>."</li> </ul>
	• Corrected V <sub>CCIO</sub> character format in Figure 3.8. I/O Bank and Programmable I/O Cell.
	Updated Typical I/O Behavior during Power-up section. Modified text content.
	Updated Supported Standards section. Changed statement to "The iCE40 Ultra sysIO buffer supports both single-ended input/output standards, and used as differential comparators."
	Updated On-Chip Oscillator section. Changed statement to "The high frequency oscillator (HFOSC) runs at a nominal frequency of 48 MHz, divisible to 24 MHz, 12 MHz, or 6 MHz by user option."
	Updated section heading to High Current LED Drive I/O Pins. Changed "high current drive" to "high current LED drive".
	Removed Power On Reset section.
DC and Switching Characteristics	Updated Absolute Maximum Ratings section. Corrected symbol character format.
	Updated Recommended Operating Conditions section.
	Corrected symbol character format.
	Revised footnote 1.
	Added footnote 4.
	Updated Power Supply Ramp Rates section. Changed t <sub>RAMP</sub> Max. value.
	Updated section heading to Power-up Supply Sequence. Revised text content.
	Added the following sections:
	Power-On Reset
	External Reset
	Updated DC Electrical Characteristics section. Revised footnote 4.
	Updated Supply Current section.
	Corrected I <sub>PP2V5STDBY</sub> parameter.
	• Added Typ. VCC = 1.2 V values for I <sub>CCPEAK</sub> , I <sub>PP_2V5PEAK</sub> , I <sub>SPI_VCCI01PEAK</sub> , and I <sub>CCI0PEAK</sub> .
	Added footnote 5.
	Corrected S <sub>PI_VCCIO1</sub> character format.
	Updated User SPI Specifications section. Removed parameters and added footnotes.
	Updated Internal Oscillators (HFOSC, LFOSC) section. Added Commercial and Industrial Temp values for f <sub>CLKHF</sub> and DCH <sub>CLKHF</sub> .
	Updated sysI/O Single-Ended DC Electrical Characteristics section. Removed footnotes.
	Updated Register-to-Register Performance section. Revised footnotes.
	Updated iCE40 Ultra External Switching Characteristics section. Revised footnote.
	Updated sysCLOCK PLL Timing section. Revised tOPJIT conditions.
	Updated sysCONFIG Port Timing Specifications section.
	<ul> <li>Modified t<sub>CR_SCK</sub> Min. value.</li> </ul>
	• Added footnote 4 to $t_{SU}$ parameter.
	Modified t <sub>SU</sub> Min. value.



Section	Change Summary	
	Modified t <sub>HD</sub> parameter.	
	Updated section heading to RGB LED and IR LED Drive. Modified ILED_ACCURACY and IIR_ACCURACY parameters, Min. and Max. values.	
Pinout Information	Updated Signal Descriptions section. Changed VCCIO_1 to SPI_VCCIO1 in the CDONE, CRESETB and PIOB_xx descriptions.	
	Updated Pin Information Summarysection. • Corrected symbol character format.	
	• Corrected V <sub>CPP_2V5</sub> to V <sub>PP_2V5</sub> .	

#### Revision 1.9, June 2016

Section	Change Summary
General Information	Updated Features section. Updated BGA package to ucfBGA.
DC and Switching Characteristics	Updated Differential Comparator Electrical Characteristics section. Corrected typo in $V_{REF}$ Max. value.
Pinout Information	Updated Signal Descriptions section section.
	Changed PIOB_12a to PIOB_xx.
	Changed SPI_CSN to SPI_SS_B and revised description when in Slave SPI mode.
	Corrected minor typo errors.
	Corrected formatting errors.
	Updated Pin Information Summary section. Added footnote to SG48.
	Updated iCE40 Ultra Part Number Description. Updated BGA package to ucfBGA.
	Updated Ordering Part Numbers section. Updated BGA package to ucfBGA.

### Revision 1.8, June 2015

Section	Change Summary	
DC and Switching Characteristics	Updated Internal Oscillators (HFOSC, LFOSC) section. Removed decimals.	
Pinout Information	Updated iCE40 Ultra Part Number Description section.	
	Added TR items.	
	Corrected formatting errors.	
	Updated Ordering Part Numbers section. Updated CM36 and SG48 packages.	

### Revision 1.7, April 2015

Section	Change Summary	
Architecture	Updated sysDSP section. Revised the following figures:	
	• Figure 3.5. sysDSP Functional Block Diagram (16-bit x 16-bit Multiply-Accumulate)	
	• Figure 3.6. sysDSP 8-bit x 8-bit Multiplier	
	• Figure 3.7. DSP 16-bit x 16-bit Multiplier	
Ordering Information	Updated iCE5LP Part Number Description section. Added TR items.	
	• Updated Ordering Part Numbers section. Added CM36, SW36 and SG48 part numbers.	

#### Revision 1.6, March 2015

Section	Change Summary	
General Information	Updated Features section.	
	Added BGA and QFN packages in Flexible Logic Architecture.	
	Added USB 3.1 Type C Cable Detect / Power Delivery Applications in Applications.	
Product Family	Updated Table 2.1. iCE40 Ultra Family Selection Guide. Added 36- ball ucfBGA and 48-pin QFN packages. Changed subheading to Total User I/O Count. Changed RBW IP to PWM IP. Deleted footnotes.	

<sup>© 2018-2020</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Section	Change Summary
DC and Switching Characteristics	<ul> <li>Updated Power-up Supply Sequence section. Indicated all devices in second paragraph.</li> <li>Updated sysl/O Single-Ended DC Electrical Characteristics section. Changed LVCMOS 3.3 and LVCMOS 2. 5 VOH Min. (V) from 0.5 to 0.4.</li> <li>Replaced the Differential Comparator Electrical Characteristics table.</li> </ul>
Pinout Information	<ul> <li>Updated Pin Information Summary section.</li> <li>Added CM36 and SG48 values.</li> <li>Changed CRESET_B to Dedicated Config Pins.</li> </ul>
	<ul> <li>Updated iCE40 Ultra Part Number Description section.</li> <li>Added CM36 and SG48 package.</li> <li>Added TR items.</li> </ul>
	Updated Ordering Part Numbers section. Added CM36, SW36 and SG48 part numbers.

### Revision 1.5, October 2014

Section	Change Summary
General Information	<ul> <li>Updated Features section.</li> <li>Removed 26 I/O pins for 36-pin WLCSP under Flexible Logic Archi- tecture.</li> <li>Changed form factor to 2.078 mm x 2.078 mm.</li> </ul>
Product Family	<ul> <li>Updated Table 2.1. iCE40 Ultra Family Selection Guide. Removed 20-Ball WLCSP.</li> <li>Updated Overview section. Changed form factor to 2.078 mm x 2.078 mm.</li> </ul>
Architecture	Updated sysCLOCK Phase Locked Loops (PLLs) section. Removed note in heading regarding sysCLOCK PLL support.
DC and Switching Characteristics	<ul> <li>Updated Recommended Operating Conditions section. Removed footnote on sysCLOCK PLL support.</li> <li>Updated Power-up Supply Sequence section. Removed information on 20-pin WLCSP.</li> </ul>
Pinout Information	<ul> <li>Updated Signal Descriptions section. Removed references 20-pin WLCSP.</li> <li>Updated Pin Information Summary section. Removed references to UWG20 values.</li> <li>Updated iCE40 Ultra Part Number Description section. Removed 20-ball WLCSP.</li> <li>Updated Ordering Part Numbers section. Removed UWG20 part numbers.</li> </ul>
Further Information	Added technical note references.

### Revision 1.4, August 2014

Section	Change Summary
All	Removed Preliminary document status.
General Information	Updated General Description section. Added information on high cur- rent driver.
	Updated Features section.
	• Changed standby current typical to as low as 71 µA.
	Changed feature to Embedded Memory.
Product Family	Updated Table 2.1. iCE40 Ultra Family Selection Guide. Added
	NVCM and Embedded PWM IP rows. Added (MULT16 with 32-bit Accu- mulator) to DSP
	Block. Added Total I/O (Dedicated I/O) Count data.
	General update to Introduction section.
Architecture	Updated Architecture Overview section.
	Revised and added information on sysIO banks.
	Updated reference for embedded PWM IP.
	Updated iCE40 Ultra Programming and Configuration section.
	Changed SPI1 to SPI.
	Changed VCCIO_1 to SPI_V <sub>CCIO1</sub> .



Section	Change Summary
DC and Switching Characteristics	Updated Absolute Maximum Ratings section. Changed PLL Supply Voltage VCCPLL value.
	Updated Recommended Operating Conditions section. Added footnote to VCCPLL.
	Updated Power-up Supply Sequence section. General update.
	Updated Power-On-Reset Voltage Levels section. Changed the V <sub>PORUP</sub> V <sub>CC</sub> Max.value.
	Updated DC Electrical Characteristics section. Added $C_3$ and $C_4$ information.
	Updated Supply Current section.
	• Completed Typ. VCC =1.2 V4 data.
	• Changed symbols to I <sub>SPI_VCCI01STDBY</sub> and I <sub>SPI_VCCI01PEAK</sub> .
	Added information to footnote 3.
	Updated Internal Oscillators (HFOSC, LFOSC) section. General update.
	Updated iCE40 Ultra External Switching Characteristics section. Added Max. value for
	tCOPLL. Added Min. values for t <sub>SUPLL</sub> and t <sub>HPLL</sub> .
	Updated sysCLOCK PLL Timing section. Added Max. value for t <sub>OPJIT</sub> .
	Updated sysCONFIG Port Timing Specifications section.
	• Added T <sub>SU</sub> and T <sub>HD</sub> information.
	Added footnote 3 to Master SPI.
	Updated High Current LED and IR LED Drive section. Updated Min. value.

#### Revision 1.3, July 2014

Section	Change Summary
All	Changed document status from Advance to Preliminary.
General Information	Updated Features section. Adjusted Ultra-low Power Devices standby current.
DC and Switching Characteristics	Updated AC/DC specifications numbers.

### Revision 1.2, June 2014

Section	Change Summary
All	Product name changed to iCE40 Ultra.
Product Family	Updated Table 2.1. iCE40 Ultra Family Selection Guide Removed 30- ball WLCSP.
DC and Switching Characteristics	Updated values in the following sections:
	Supply Current
	Internal Oscillators (HFOSC, LFOSC)
	Power Supply Ramp Rates
	Power-On-Reset Voltage Levels
	SPI Master or NVCM Configuration Time
	Indicated TBD for values to be determined.
Pinout Information	Updated Signal Descriptions section. Removed 30-pin WLCSP.
	Updated Pin Information Summary section. Removed SWG30 values.
	Updated iCE40 Ultra Part Number Description section. Removed 30-ball WLCSP.
	Updated Ordering Part Numbers section. Removed SWG30 and UWG30 part numbers.

© 2018-2020 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02028-2.4



### Revision 1.1, May 2014

Section	Change Summary
General Information	Updated General Description and Features sections. Removed hardened RGB PWM IP information.
Product Family	Updated Overview section. Removed hardened RGB PWM IP information.
Architecture	Updated Architecture Overview section. Removed the RGB IP block in Figure 3.1. iCE5LP-4K Device, Top View, Figure 3.8. I/O Bank and Programmable I/O Cell, and in the text content.
	Updated High Current LED Drive I/O Pins section. Removed hardened RGB PWM IP information.
	Replaced RGB PWM Block section with Embedded PWM IP section.
DC and Switching Characteristics	Updated Power On Reset section. Removed content on Vccio_2 power down option.
	Removed RGB PWM Block Timing section.

### Revision 1.0, April 2014

Section	Change Summary
All	Initial release



www.latticesemi.com