

# 4-CHANNEL, 120MA BOOST LED BACKLIGHT DRIVER FOR AUTOMOTIVE LCD PANELS

Preliminary Information February 2017

#### **GENERAL DESCRIPTION**

The IS32BL3556 is a step-up controller with an integrated switching FET for driving white LED arrays in LCD panel backlight applications. The boost controller is a current mode, fixed frequency architecture with the switching frequency set by an external resistor. The integrated boost controller generates the minimum output voltage to keep all LEDs illuminated at the set current. The current in each of the 4 channels is programmed to a specific value with an external current set resistor and matched to within 1%.

LED dimming is achieved using an external digital PWM signal to either adjust the internal ISET current or pulse-width-modulate the LED intensity. The LED sinks have a fast response to a PWM input making it possible to achieve a high contrast ratio of 10,000:1.

A synchronization pin can be used to synchronize multiple IS32BL3556 devices or to synchronize with the external PWM source in the range of 580 kHz to 2.3MHz. The high switching frequency allows the IS32BL3556 to operate above the AM radio band.

The IS32BL3556 integrates a control block to drive an external P-Channel FET to disconnect the input supply from the system whenever a fault is detected. It has safety protection features to prevent damage during fault conditions. Protection features include output short and overvoltage, open or shorted diode, open or shorted LED pin, shorted boost switch, shorted FSET or ISET resistor, and IC over temperature. A dual level cycle-by-cycle current limit function provides soft start and protects the internal current switch against high current overloads.

The IS32BL3556 is available in a thermally enhanced eTSSOP-20 package.

#### **FEATURES**

- Input voltage range is 4.75V to 40V for start/stop, cold crank and load dump requirements
- Excellent input voltage transient response
- Sync function to synchronize boost converter switching frequency up to 2.3MHz, allowing operation above the AM band
- Single resistor primary OVP minimizes VOUT leakage
- Fully integrated LED current sinks and boost converter up to 55V
- LED current of 120mA per channel
- 1% LED to LED matching accuracy
- Internal secondary OVP for redundant protection
- Drives up to 12 series LEDs in 4 parallel strings
- 10000:1 PWM dimming at 100Hz
- PWM and analog dimming inputs
- Provides driver for external PMOS input disconnect switch
- Built-in protection features:
  - Shorted boost switch
  - Shorted FSET or ISET resistor
  - Shorted output
  - Open or shorted LED
  - Open boost Schottky
  - Over temperature (OTP)
- AEC-Q100 qualified (pending)

#### **APPLICATIONS**

- LCD Monitor
- LCD Display Module
- LCD TV
- Car infotainment
- Cluster



#### **TYPICAL APPLICATION CIRCUIT**




Figure 1 Typical Application Circuit with PMOS Disconnect




Figure 2 Typical Application Circuit without PMOS

Note 1: Value of those devices need to adjust according different applications.



#### **PIN CONFIGURATION**

Package	Pin Configuration (Top View)		
eTSSOP-20	GATE		



#### **PIN DESCRIPTION**

No.	Pin	Description
1	GATE	Driver's output for the gate of external P-channel FET.
2	SENSE	Connect the negative sense side of the current sense resistor $R_{\text{SC}}$ from this pin. The threshold voltage is measured as $V_{\text{CC}}$ - $V_{\text{SENSE}}.$ There is also a fixed current sink to allow for trip threshold adjustment.
3	VCC	Power supply input. Bypass VCC to GND with a capacitor to keep the DC input voltage constant.
4	FAULTB	Open drain fault flag to indicate a fault condition. Connect a $100 k\Omega$ resistor between this pin and the required logic level voltage.
5	COMP	Soft-start and control loop compensation. Connect a series R <sub>Z</sub> -C <sub>Z</sub> network from this pin to ground for control loop compensation.
6	APWM	Analog trimming option for dimming. Applying a digital PWM signal to this pin adjusts the internal ISET current.
7	EN/PWM	PWM signal input for LED dimming, used to control the LED intensity by using pulse width modulation. Also used to enable the IS32BL3556.
8	FR/SYNC	Frequency and synchronization pin. A resistor $R_{FR}$ from this pin to ground sets the switching frequency. This pin can also be used to synchronize two or more IS32BL3556s in the system. The maximum synchronization frequency is 2.3MHz.
9	ISET	LED current adjust input. Connect a resistor R <sub>ISET</sub> between ISET pin and GND to set the reference current through each LED string.
10	AGND	LED signal ground.
11~14	CH4~CH1	Connect the cathodes of the LED strings to these pins. All unused pins should be connected with a $1.54 k\Omega$ resistor to ground.
15	VDD	Output of internal LDO; connect a 1µF decoupling capacitor between this pin and ground.
16~18	PGND	Power ground for internal NMOS.
19	OVP	Over voltage protection pin; connect the R <sub>OVP</sub> resistor from VOUT to this pin to adjust the overvoltage protection.
20	SW	The drain of the internal NMOS switch of the boost converter.
	Thermal Pad	Connect to GND.





**ORDERING INFORMATION** 

Automotive Range: -40°C to +125°C

Order Part No.	Package	QTY
IS32BL3556-ZLA3-TR IS32BL3556-ZLA3	eTSSOP-20, Lead-free	2500/Reel 70/Tube

Copyright © 2017 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products. Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



#### **ABSOLUTE MAXIMUM RATINGS**

Voltage in CHx, OVP pins	-0.3V ~ +55V
Voltage in VCC, SENSE, GATE, FAULTB pins	-0.3V ~ +40V
Voltage in ISET, FR/SYNC, APWM, COMP pins	-0.3V ~ +5.5V
Voltage in SW pin, continuous	-0.6V ~ 65V
Voltage in SW pin, t<50ns	-1.0V
All other pins	-0.3V ~ +6.0V
Package thermal resistance, R <sub>OJA</sub> , on 2-layer PCB, 3 in <sup>2</sup>	48.5°C/W
on 4-layer PCB based on JEDEC standard	34°C/W
Operating junction temperature, T <sub>J</sub>	150°C
Storage temperature range, T <sub>STG</sub>	-55°C ~ +150°C
ESD (HBM)	±2kV
ESD (CDM)	±750V

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS (NOTE 1, 2)  $T_J$  = -40°C ~ +125°C,  $V_{CC}$  =12V. Typical value is  $T_J$  = 25°C, unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit	
Input Sup	nput Supply						
$V_{CC}$	Input voltage	(Note 3,4)	4.75		40	V	
$V_{UVLO\_R}$	UVLO start threshold	V <sub>CC</sub> rising (Note 3)			4.35	V	
$V_{UVLO\_F}$	UVLO stop threshold	V <sub>CC</sub> falling (Note 3)			3.90	V	
$V_{\text{UVLO\_HY}}$	UVLO hysteresis	(Note 2)	300	450	600	mV	
I <sub>CC</sub>	Quiescent current	V <sub>EN/PWM</sub> = V <sub>IH</sub> , f <sub>SW</sub> = 1.5MHz, no load (Note 3)		5.5	10	mA	
I <sub>SD</sub>	Shutdown current	$V_{CC}$ = 12V, $V_{EN/PWM}$ = $V_{FR/SYNC}$ = 0V (Note 3)		5.0	10	μΑ	
Input Log	ic Levels (EN/PWM and APWM)						
V <sub>IL</sub>	Input logic level-low	VCC throughout operating input voltage range (Note 3)			0.4	٧	
V <sub>IH</sub>	Input logic level-high	VCC throughout operating input voltage range (Note 3)	1.5			V	
R <sub>EN/PWM</sub>	EN/PWM pin open drain pull-down resistor		60	100	140	kΩ	
R <sub>APWM</sub>	APWM pull-down resistor		60	100	140	kΩ	



ELECTRICAL CHARACTERISTICS (CONTINUED)  $T_J$  = -40°C ~ +125°C,  $V_{CC}$  =12V. Typical value is  $T_J$  = 25°C, unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
APWM	APWM					
$f_{APWM}$	APWM frequency	V <sub>IH</sub> = 1.5V, V <sub>IL</sub> = 0.4V (Note 2,3)	20		1000	kHz
Overvolta	age Protection					
V <sub>OVP1</sub>	OVP threshold	OVP connected to V <sub>OUT</sub> (Note 3)	7.7	8.1	8.5	V
I <sub>OVPS</sub>	OVP sense current	(Note 3)	188	199	210	μΑ
I <sub>OVPL</sub>	OVP leakage current	(Note 3)		0.1	1	μΑ
V <sub>OVP2</sub>	Secondary over voltage protection	(Note 3)		60		V
Boost Sw	vitch					
R <sub>SW</sub>	Switch on-resistance	I <sub>SW</sub> = 0.750A, V <sub>CC</sub> = 12V(Note 3)	75	300	600	mΩ
I <sub>SW_LKG</sub>	Switch leakage current	V <sub>SW</sub> = 16V, V <sub>EN/PWM</sub> = V <sub>IL</sub> (Note 3)		0.1	1	μA
I <sub>SW_LIM1</sub>	Switch current limit	(Note 3)	3.0	3.5	4.2	Α
I <sub>SW_LIM2</sub>	Secondary switch current limit	Higher than maximum I <sub>SW_LIM1</sub> for all conditions, device latches when detected (Note 2)		7.0		А
t <sub>SW_ON</sub>	Minimum switch on-time	(Note 3)		200		ns
t <sub>SW_OFF</sub>	Minimum switch off-time	(Note 3)		50		ns
Oscillato	r Frequency					
		R <sub>FR</sub> = 7.2kΩ (Note 3)	1.85	2	2.15	MHz
$f_{\text{SW}}$	Oscillator frequency	R <sub>FR</sub> = 10kΩ (Note 3)	1.35	1.5	1.65	MHz
		R <sub>FR</sub> = 20kΩ (Note 3)	0.675	0.75	0.875	MHz
V <sub>FR/SYNC</sub>	FR/SYNC pin voltage	R <sub>FR</sub> = 10kΩ		1.0		V
f <sub>FR</sub>	FR frequency range	(Note 2)	200		2300	kHz
Synchron	nization					
f <sub>SY</sub>	Synchronized PWM frequency	(Note 2)	580		2300	kHz
t <sub>SY_OFF</sub>	Synchronization input minimum off-time	(Note 2)	150			ns
t <sub>SY_ON</sub>	Synchronization input minimum on-time	(Note 2)	150			ns
V <sub>SY_H</sub>	OVAIO input la sia valta sa	FR/SYNC pin, high level (Note 3)	2.0			V
$V_{\text{SY\_L}}$	SYNC input logic voltage	FR/SYNC pin, low level (Note 3)			0.4	V
Thermal	Protection (TSD)					
T <sub>SD_TH</sub>	Thermal shutdown threshold	Temperature rising (Note 2)		165		°C
T <sub>SD_HY</sub>	Thermal shutdown hysteresis	(Note 2)		20		°C



ELECTRICAL CHARACTERISTICS (CONTINUED)  $T_J$  = -40°C ~ +125°C,  $V_{CC}$  =12V. Typical value is  $T_J$  = 25°C, unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
FAULTB F	FAULTB Pin					
$V_{FAULT\_PD}$	FAULTB pull-down voltage	I <sub>FAULTB</sub> = 1mA (Note 3)			0.5	V
I <sub>FAULT_L</sub>	FAULTB pin leakage current	V <sub>FAULTB</sub> = 5V			1	μA
LED Curre	ent Sinks					
Err <sub>CH</sub>	CHx accuracy	I <sub>SET</sub> = 100μA (Note 3)			3	%
ΔI <sub>CH</sub>	CHx matching	I <sub>SET</sub> = 100μA (Note 3)			1	%
$V_{CH}$	CHx regulation voltage	$V_{CH1} = V_{CH2} = V_{CH3} = V_{CH4}, I_{SET} = 100\mu A \text{ (Note 3)}$	620	720	820	mV
A <sub>ISET</sub>	I <sub>SET</sub> to I <sub>CHx</sub> current gain	I <sub>SET</sub> = 100μA (Note 3)	970	1000	1030	A/A
V <sub>SET</sub>	ISET pin voltage		0.99	1.00	1.01	V
I <sub>SET</sub>	Allowable I <sub>SET</sub> current	(Note 3)	20		120	μA
V <sub>CH_S</sub>	V <sub>CH</sub> short detect	While LED sinks are in regulation, sensed from CHx pin to ground (Note 3)	4.6	5.1	5.6	V
I <sub>CH_SS</sub>	Soft start CHx current	Current through each enabled CHx pin during soft start		12		mA
t <sub>PWM_OFF</sub>	Maximum PWM dimming until off-time (Note 2)	Measured while $V_{\text{EN/PWM}}$ = low, during dimming control and internal references are powered-on (exceeding $t_{\text{PWM\_OFF}}$ results in shutdown)		32,750		f <sub>SW</sub> cycles
t <sub>PWM_ON</sub>	Minimum PWM on-time	First cycle when powering-up device (Note 3)		0.75	2	μs
t <sub>PWMH_ON</sub>	PWM high to LED-on delay	Time between PWM enable and LED current reaching 90% of maximum (Note 3)		0.9	1	μs
t <sub>PWML_OFF</sub>	PWM low to LED-off delay	Time between PWM enable going low and LED current reaching 10% of maximum (Note 3)		0.9	1	μs



#### **ELECTRICAL CHARACTERISTICS (CONTINUED)**

 $T_J$  = -40°C ~ +125°C,  $V_{CC}$  =12V. Typical value is  $T_J$  = 25°C, unless otherwise specified.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
GATE Pin	GATE Pin					
$I_{G\_SINK}$	GATE pin sink current	V <sub>G</sub> = V <sub>CC</sub>		-104		μA
t <sub>G_FAULT1</sub>	Gate fault shutdown greater than 1–2X current			8,192		f <sub>SW</sub> cycles
$V_{G}$	Gate voltage	Gate to source voltage measured when gate is on		-6.7		V
SENSE P	in					
$I_{ADJ}$	SENSE pin sink current	(Note 3)	18.8	20.3	21.8	μA
V <sub>SENSE1</sub>	SENSE trip point	Measured between VCC and SENSE, $R_{ADJ}$ = 0 $\Omega$ (Note 3)	94	104	114	mV
V <sub>SENSE2</sub>	SENSE 2X trip	$2X V_{SENSE}$ trip, instantaneous shutdown, $R_{ADJ}$ = $0\Omega$ (Note 2)		180		mV

**Note 1:** For input and output current specifications, negative current is defined as coming out of the node or pin (sourcing); positive current is defined as going into the node or pin (sinking).


Note 2: Ensured by design and characterization, not production tested.

Note 3: Indicates specifications guaranteed by design and characterization over the full operating temperature range with  $T_A = T_J = -40^{\circ} C \sim 125^{\circ} C$ 

Note 4: Minimum V<sub>CC</sub>= 4.75V is only required at startup. After startup is completed, the IC is able to function down to V<sub>CC</sub>= 4V.



#### TYPICAL PERFORMANCE CHARACTERISTICS






Figure 5  $V_{\text{UVLO}\_R}$  vs. Temperature




Figure 7  $I_{\text{OVPS}}$  vs. Temperature




Figure 4 f<sub>SW</sub> vs. Temperature




Figure 6  $V_{UVLO\_F}$  vs. Temperature






Figure 8 V<sub>OVP1</sub> vs. Temperature










Figure 11 I<sub>CH</sub> vs. Temperature




Figure 13 I<sub>ADJ</sub> vs. Temperature






Figure 10 A<sub>ISET</sub> vs. Temperature




 $\Delta \operatorname{Ich}(\%)$ 

**Figure 12**  $\Delta I_{CH}$  vs. Temperature















PWM Duty Cycle (%)






Figure 28 Percentage Error Of I<sub>CH</sub> Vs. APWM Duty Cycle




Figure 29 Signal Applied To The APWM Pin During PWM




Figure 30 A 25% Duty Cycle Signal Applied To The APWM Pin






Figure 31 A 25% Duty Cycle Signal Removed From The APWM












#### **FUNCTIONAL BLOCK DIAGRAM**





#### **APPLICATION INFORMATION**

The IS32BL3556 is a highly integrated current-mode boost HBLED driver with integrated switching FET and four LED current sinks. It is designed to drive four LED strings of up to 12 white LEDs in series, with current up to 120mA per string. An adaptive headroom control feature automatically adjusts the output boost stage to the minimum voltage ( $V_{\text{OUT}}$ ) required to power the LED strings ( $V_{\text{STRx}}$ ). This is expressed by the following Equation (1):

$$V_{OUT} = Max(V_{STR1}, ..., V_{STR4}) + V_{CH}$$
 (1)

Where  $V_{STRx}$  is the voltage drop across LED strings 1 through 4, and  $V_{CH}$  is the headroom (regulation) voltage of the LED current sinks (typically 0.72V at the maximum LED current). The dynamic headroom control will adjust the VOUT to equal the sum of the highest LED string voltage plus the IS32BL3556 operating headroom voltage.

#### **INITIAL POWER UP SEQUENCE**

The power-up sequence is shown in Figure 16. The IS32BL3556 integrates a UVLO/Regulator function which monitors the supply voltage level at the VCC input pin. The IS32BL3556 will power-up only when the supply voltage is above the internal UVLO threshold level of 4.35V (max) and the EN/PWM pin is pulled high. During the power up sequence, the IS32BL3556 will first enable the disconnect switch to apply power to the LED strings. Then before the LEDs are enabled, the IS32BL3556 check if any CHx pins are shorted to ground and/or are not used as shown in Figure 44.


The LED status detection process is initiated when the disconnect switch GATE voltage equals  $V_{\rm CC}-4.5V$ . Then once any of the CHx pin voltage rises above 120mV, a delay of between 3000 and 4000 clock cycles must pass before pin status detection is enabled. Therefore the LED detection period will vary depending on the switching frequency, as shown in the following table:

Switching Frequency (MHz)	Detection Time (ms)
2	1.5 ~ 2.0
1	3 ~ 4
0.800	3.75 ~ 5.0
0.600	5.0 ~ 6.7

The CHx pin voltage thresholds used in detecting short/open LED conditions are as follows:

CHx	LED Pin Status	Action
<35mV	Short to ground	Power-up is halted
<220mV	Not used	LED removed from operation
>220mV	LED pin in use	None

As shown in Figure 44, any unused CHx pins should be connected with a  $1.54k\Omega$  resistor to ground. The CHx pin with a pull-down resistor will be ignored and will not be used for adaptive headroom control in Equation (1).






Figure 44 Channel Select Setup: (A) Using All Four Channels And (B) Using Only CH1, CH2, And CH3.

If any CHx short to ground ( $V_{\text{CHx}}$ <35mV) is detected, the IS32BL3556 will not soft start until the short condition is removed. This protects the LED strings from an uncontrolled amount of current at power up due to shorted CHx pins.

# ISSI

#### **SOFT START**

When in soft start mode, the CHx pins will initially sink the soft start current ( $I_{CH\_SS}$ ). As the CHx pin voltage rises above 220mV, the IS32BL3556 will set the boost switch current limit to the  $I_{SW\_LIM1}$  level and proceed to increase the LED current to the level set by the Iset resistor value. This is shown in Figure 17, the test condition is SW frequency = 1.54MHz,  $C_z$ =0.47 $\mu$ F,  $C_{OUT}$  = 10 $\mu$ F. Under this condition, the soft start time is approximate 10ms.

#### **ENABLING FUNCTION**

The IS32BL3556 will turn on when a logic high (> $t_{PWM\_ON}$ ) on EN/PWM pin and the VCC voltage rises above 4.35V to clear the UVLO ( $V_{UVLO\_R}$ ) threshold.

A logic low on the EN/PWM pin will completely shut down the IS32BL3556. It will not power-up if the FR/SYNC pin is pulled low.

#### SWITCHING FREQUENCY SELECTION

A resistor connected to the FR/SYNC pin is used to set the boost regulator's switching frequency from 200kHz to 2.3MHz. Figure 20 shows the typical switching frequencies, in MHz, for resistor values, in k $\Omega$ .

$$R_{FSET} = 15 / f_{SW}$$

The FR/SYNC pin is clamped to a maximum switching frequency of 3.5MHz if a fault occurs during operation. It will shut down when the FR/SYNC pin is shorted to GND.

#### **SYNCHRONIZE**

The FR/SYNC pin can be used as a synchronization input, allowing the IS32BL3556 to operate with an external clock in the range of 600kHz to 2.2MHz as long as it satisfies the 150ns requirements of  $t_{\rm SY\_ON}$  and  $t_{\rm SY\_OFF}$ . When an external synchronization clock is applied to the FR/SYNC pin, the internal oscillator is over-driven so that each switching cycle begins at the rising edge of external clock. The IS32BL3556 will not be enabled if the FR/SYNC pin is held low during power-up. Only when the FR/SYNC pin is tri-stated to allow the pin to rise, to about 1V, or when a synchronization clock is detected, will the IS32BL3556 try to power-up.

Figure 45 shows the timing for a synchronization clock into the IS32BL3556 at 2.2MHz. Thus any pulse with a duty cycle of 33% to 66% at 2.2MHz can be used to synchronize the IC.




Figure 45 SYNC Pulse On And Off Time Requirements

The SYNC pulse duty cycle ranges for selected switching frequencies are:

SYNC Pulse Frequency(MHz)	Duty Cycle Range (%)
2.2	33 ~ 66
2	30 ~ 70
1	15 ~ 85
0.800	12 ~ 88
0.600	9 ~ 91

If the clock is lost, the IC will revert to the preset switching frequency set by the RFSET resistor. The IC will stop switching during this period for a maximum period of about 7µs to allow the sync detection circuitry to switch over to the resistor preset switching frequency. Figure 18 shows the synchronized normal operation of the external sync signal and switching frequency. Figure 21 shows the switching frequency locking to the external sync signal. LED current does vary during the frequency changeover.

Keeping the FR/SYNC pin lower than 0.4V for greater than 7µs will effectively shut down the IS32BL3556 and open the P-FET disconnect switch. If the FR/SYNC pin is held low during power-up, the IC will not power-up. Normal operation is resumed when the FR/SYNC pin is released and rises above 1V which starts the soft-start sequence. The IC can be placed into a low-power mode by keeping the EN pin low for 32,750 clock cycles.

#### **SETTING LED CURRENT**

The  $I_{SET}$  pin is used to set the  $I_{LED}$  channel current from 10mA up to a maximum of 120mA. To adjust the  $I_{LED}$  current, the resistor,  $R_{ISET}$ , is selected according to the following Formula (2):

$$R_{ISET} = (1.000 \times 1000) / I_{LED}$$
 (2)

Where  $I_{\text{LED}}$  is in Amps and  $R_{\text{ISET}}$  is in  $\Omega$ . This sets the maximum channel current, referred to as the peak current.

ISSI

Sample standard  $R_{\text{ISET}}$  values with the corresponding  $I_{\text{LED}}$  current are as follows:

Standard Closest Resistor, $R_{\text{ISET}}\left(k\Omega\right)$	LED Current, I <sub>LED</sub> (mA)
8.3	120
10.0	100
25.1	40
33.4	30

#### **PWM DIMMING**

A PWM signal in the range of 200Hz ~ 1kHz applied to the EN/PWM pin will adjust the average LED current for all enabled channels. The PWM duty cycle sets the average LED current by turning on and off the current sinks. During the "high level" period of the PWM signal, the current sinks are turned ON at peak current level. During the "low level" period the current sinks are turned OFF and only critical internal circuits are kept active resulting in minimal power consumption. Figures 22 to 25 provide examples of PWM switching behavior.

PWM signal to LED current delay is less than 1µs typically, which allows greater accuracy at low PWM dimming duty cycles, as shown in Figure 26.

#### **APWM PIN**

As shown in Figure 46, the APWM pin is used to trim the LED peak current set by the  $R_{\rm ISET}$  resistor. The duty cycle of this 20kHz to 1MHz digital signal will adjust the internally  $I_{\rm SET}$  current. The duty cycle of this signal is inversely proportional to the percentage of current that is delivered to the LEDs (Shown in Figure 27). There is a several millisecond propagation delay between applying an APWM signal and the change in LED current peak current. This effect is shown in Figures 29, 30, and 31.

The APWM pin should be connected to ground if it is not used.




Figure 46 Simplified Block Diagram Of The APWM And ISET
Circuit

When using the APWM input to trim the LED current, the  $R_{\rm ISET}$  should selected for an LED current at least 5% higher than the desired peak current. The LED current is then trimmed down to the desired value. The trim down percentage corresponds to the APWM duty

cycle. Therefore duty cycles between 30% and 60% will result in LED current trim from 30% and 60%. (Shown in Figure 28, I<sub>CH</sub>=100mA, %ErrLED<2).

For example, a peak LED current of 80mA (set by  $R_{\rm ISET}$ ) would deliver 60mA of current per LED sink if an APWM signal is applied with a duty cycle of 25% (Figures 30 and 31).


Although the order in which APWM and the PWM signal are enabled does not matter.

The APWM signal should be enable before the PWM signal when actively adjusting the IS32BL3556 to output a lower current. This is to prevent the light intensity from changing during power up of the IC. Figure 32 shows the sequence of applying APWM before the PWM signal during power-up to prevent inadvertent light intensity changes. The peak current output with no APWM or PWM dimming is 120mA per channel.

For the best APWM dimming accuracy it is recommended to use frequency ranges between 50 and 500kHz.

#### **ANALOG DIMMING**

The LED current can also be dimmed by using an external DAC or another voltage source applied either directly to the ground side of the RISET resistor or through an external resistor to the ISET pin (Figure 47). For this type of dimming the  $I_{\text{SET}}$  range  $20\mu\text{A} \sim 120\mu\text{A}$  will set the dimming limits.






Figure 47 Simplified Diagrams Of Voltage Control Of  $I_{LED}$ : Typical Applications Using A DAC To Control  $I_{LED}$  Using A Single Resistor (Upper), And Dual Resistors (Lower).

• For Figure 47A, the  $I_{SET}$  current is calculated by the following Formula (3). The LED can only be decreased from the peak current set by  $R_{ISET}$ .

$$I_{SET} = \frac{V_{SET} - V_{DAC}}{R_{ISET}} \tag{3}$$

Where  $V_{\text{SET}}$  is the  $I_{\text{SET}}$  pin voltage (1V Typ.) and  $V_{\text{DAC}}$  is the DAC output voltage. The LED current is maximum



value when the DAC voltage is 0V. Select  $R_{ISET}$  resistor so the  $I_{SET}$  current is in the range of  $20\mu A \sim 120\mu A$  to maintain stability of the internal gain amplifier.

 $\bullet$  For the dual-resistor configuration (Figure 47B), the  $I_{\text{SET}}$  current is calculated by the following Formula (4). The LED current can be increased or decreased.

$$I_{SET} = \frac{V_{SET}}{R_{ISET}} - \frac{V_{DAC} - V_{SET}}{R_1} \tag{4}$$

For this resistor circuit the LED current can be increased or decreased.by adjusting the DAC voltage higher or lower. The LED current can be made higher or lower than the current set by the R<sub>ISET</sub> resistor:

- □ V<sub>DAC</sub>= 1.000V; R<sub>ISET</sub> controls current output
- □ V<sub>DAC</sub> > 1.000V; the LED current is reduced
- □ V<sub>DAC</sub> < 1.000V; the LED current is increased
  </p>

#### LED SHORT DETECT

The IS32BL3556 integrates an LED short-circuit protection circuit. If the voltage at any of the two channel pins exceeds a threshold of approximately  $V_{\text{CH\_S}}$  during normal operation, the corresponding string is turned off and is latched off (Figure 38). This is to prevent the IC from dissipating too much power by having a large voltage present on a CHx pin.

To prevent false tripping of an LED short event, the IS32BL3556 rechecks the disabled LED string every time the PWM signal goes high. This enables self-correction for an intermittent LED pin short.

#### OVERVOLTAGE PROTECTION

The IS32BL3556 integrates an OVP circuit and open Schottky diode protection to prevent system damage should the output voltage become excessive. The OVP protection default level is 8.1V and can be increased to 53V by connecting a resistor  $R_{\text{OVP}}$  from the OVP pin to VOUT. When the current into the OVP pin exceeds  $199\mu\text{A}$  (typical), the OVP comparator goes low and stops the switching.

The following Equation (5) can be used to determine the resistance for setting the OVP level:

$$R_{OVP} = \frac{V_{OVP\_OUT} - V_{OVP1}}{I_{OVPS}} \tag{5}$$

Where:  $V_{\text{OVP\_OUT}}$  is the target overvoltage level,  $R_{\text{OVP}}$  is the value of the external resistor, in  $\Omega$ ,  $V_{\text{OVP1}}$  is the pin OVP threshold found in the Electrical Characteristics Table, and  $I_{\text{OVPS}}$  is the sense current into the OVP pin.

The two most common reasons for an OVP condition are: a disconnected output, and an open LED string. Examples of these are provided in Figures 36 and 37.

Figure 36 shows when the output of the IS32BL3556 is disconnected from the load during normal operation. The output voltage  $V_{\text{OUT}}$  immediately increases to the OVP voltage level which then stops the switching to prevent damage to the IC. Switching will resume once  $V_{\text{OUT}}$  discharges to below the OVP threshold and will stop if  $V_{\text{OUT}}$  increases above the OVP threshold.

Figure 37 displays a typical OVP event caused by an open LED string. After the OVP condition is detected, the IS32BL3556 stops switching, the open LED string is disabled and  $V_{\text{OUT}}$  begins to drop. The switching will resume and the IS32BL3556 continues with normal operation.

IS32BL3556 also has secondary overvoltage protection for the internal switch (SW pin). In the event of an open schottky diode the voltage on the SW pin (VSW) may exceed 60V, which is above the device safe operating voltage rating. Under this condition the secondary overvoltage protection will disable the IS32BL3556 and remain in a latched off condition. To clear the latch and resume operation, the IS32BL3556 must be shut down by either lowering the supply voltage below the UVLO threshold or by driving the EN/PWM pin as shown in Figure 35.

If the IS32BL3556 is enabled with an open diode condition, it will go through all its initial LED detection procedure and then try to enable the switcher, at which time the open diode is detected the device shuts down as shown in Figure 34.

#### **BOOST SWITCH OVERCURRENT PROTECTION**

A minimum of 3.0A current limiting is used to protect boost switch. Various boost switches over current conditions are shown in Figures 33 through 40.

# INPUT OVER CURRENT PROTECTION AND DISCONNECT SWITCH

The input isolation switch's main function is to protect the system from high current surge caused by a fault state. Figure 48 shows the support circuitry for the external PMOS disconnect switch. The switch is optional, if it is not implemented, the SENSE pin must be tied to VCC and the GATE pin must be left open.




Figure 48 Typical Circuit Showing The Implementation Of The Input Disconnect Feature.



The external PMOS disconnect switch should meet the following parameters:

- Drain-source breakdown voltage (V<sub>DS BD</sub>) > -40V
- Gate threshold voltage (fully conducting at  $V_{GS}$  = -4V, and cut off at -1V)
- $R_{DS\_ON}$ : On-resistance rated at  $V_{GS}$  = -4.5V and derated for higher temperatures

The input disconnect switch has two operating modes:

• 1X Mode When the input current is above 1x and below 2x the current limit value (I<sub>SW\_LIM1</sub>), the disconnect switch enters a constant- current linear mode for a maximum duration of 8,192 cycles or 5.4ms at 1.5MHz. During this time, the fault flag is set and the input is current limited to a value close to the 1X current trip point level (Figure 42). If the fault condition is removed before expiration of the timer, the fault flag is removed and normal operation resumes.

The IS32BL3556 can be manually placed in sleep or shut down mode. To enter sleep mode the EN/PWM pin is held low for a period of 32,750 clock cycles. To enter shut down mode, the FR/SYNC pin is held low for >7µs. In shut down mode, the IC stops switching, the input disconnect switch is opened, and the CHx pins stop sinking current.

To keep the disconnect switch stable while the disconnect switch is in 1X mode, use a 22nF capacitor for  $C_{\rm C}$  and a  $20\Omega$  resistor for  $R_{\rm C}$ .

• 2X Mode If the input current is >2X the preset current limit threshold, the IS32BL3556 will automatically shut down in less than 3µs (Figure 41) to prevent catastrophic failure. The fault flag is set and the device is latched in the OFF state until power cycle. This feature is meant to prevent catastrophic failure in the system due to inductor short to ground, switch pin short to ground, or output short to ground.

#### SETTING THE CURRENT SENSE RESISTOR

With an  $R_{ADJ}$  value of  $0\Omega$ , the typical threshold for the current sense pin is 104mV. The  $R_{ADJ}$  resistor is used to set the  $V_{ADJ}$  voltage. The typical 1X trip point should be set at about 3A, which coincides with the cycle-by-cycle current limit minimum threshold.

For example, for a 3A of input current, and a calculated maximum value of the sense resistor,  $R_{SC}$  = 0.033 $\Omega$ . The  $R_{SC}$  chosen is 0.03 $\Omega$ , a standard.

Also:

$$R_{ADJ} = \frac{V_{SENSE} - V_{ADJ}}{I_{ADJ}} \tag{6}$$

The trip point voltage is calculated as:

 $V_{ADJ} = 3.0 \text{A} \times 0.03 \Omega = 0.090 \text{V}$ 

 $R_{ADJ} = (0.104 - 0.09V)/(20.3\mu A) = 731\Omega$ 

#### **INPUT UVLO**

The IS32BL3556 will be enabled when  $V_{\rm CC}$  and  $V_{\rm SENSE}$  rise above the  $V_{\rm UVLO\_R}$  threshold. It will be disabled when  $V_{\rm CC}$  falls below the  $V_{\rm UVLO\_F}$  threshold for more than 50µs. This small delay is used to avoid shutting down because of momentary glitches in the input power supply. It will shut down if  $V_{\rm CC}$  falls below 4.35V, (see Figure 43).

#### **VDD**

The IS32BL3556 has an internal LDO to support internal circuits and provide a pull-up voltage (3.5V Typ.) for the FAULTB pin. The current is limited to <2mA and a capacitor  $C_{VDD}$  (>1µF) should be connected to the VDD pin.

#### **SHUTDOWN**

The IS32BL3556 enters a shutdown mode and clears all internal fault registers when the EN/PWM pin is pulled low for more than  $t_{PWM\_OFF}$  (32,750 clock cycles). With a 1.5MHz clock frequency, it will take approximately 21ms to shut down (Figure 39). When the IS32BL3556 is shut down, all current sources are disabled. A high level on the EN/PWM will remove the shutdown condition. For a faster shutdown, the FR/SYNC pin can be pulled low.

#### **FAULT PROTECTION DURING OPERATION**

The IS32BL3556 constantly monitors the state of the system in order to determine whether there is any fault condition. The response to a triggered fault condition is summarized in the Fault Mode Table 1.

The device can detect these fault conditions:

- Open CH pin
- · CH pin shorted to ground
- Shorted inductor
- VOUT short to ground
- SW pin shorted to ground
- ISET pin shorted to ground
- Input disconnect switch source shorted to ground

Some of these faults (VOUT short to ground) will not be protected if the input disconnect switch is not used. During power up, some of the protection features are disabled to prevent false fault triggering.



Table 1 Fault Mode

Fault Name	Туре	Active	Flag	Description	Boost	Disconnect Switch	Sink Driver
Primary switch overcurrent protection (Cycle-by-cycle current limit)	Auto-restart	Always	No	This fault condition is triggered by the cycle-by-cycle current limit, I <sub>SW(LIM)</sub>	Off for a single cycle	On	On
Input disconnect current limit	Latched	Always	Yes	The device is immediately shut off if the voltage across the input sense resistor is 2X the preset current value. The fault flag is set. If the input current limit is between 1X and 2X, the fault flag is set but the IC will continue to operate normally for t <sub>GFAULT1</sub> or until it is shut down. To re-enable the device the EN/PWM pin must be pulled low for 32,750 clock cycles.	Off	Off	Off
Secondary OVP	Latched	Always	Yes	Secondary overvoltage protection is used for open diode detection. When diode D1 opens, the SW pin voltage will increase until $V_{\text{OVP(SEC)}}$ is reached. This fault latches the IC. The input disconnect switch is disabled as well as the LED drivers, and the fault flag is set. To re-enable the part the EN/PWM pin must be pulled low for 32,750 clock cycles.	Off	Off	Off
LED pin short protection	Auto-restart	Startup	No	This fault prevents the device from starting-up if either of the CHx pins are shorted. The device stops soft-start from starting while either of the CHx pins are determined to be shorted. After the short is removed, soft-start is allowed to start.	Off	On	Off
LED pin open	Auto-restart	Normal Operation	No	When a CHx pin is open the device will determine which LED pin is open by increasing the output voltage until OVP is reached. Any LED string not in regulation will be turned off. The device will then go back to normal operation by reducing the output voltage to the appropriate voltage level.	On	On	Off for open pins. On for all others.
ISET short protection	Auto-restart	Always	No	This fault occurs when the ISET current goes above 150% of the maximum current. The boost will stop switching, the disconnect switch will turn off, and the IC will disable the LED sinks until the fault is removed. When the fault is removed the IC will try to regulate to the preset LED current.	Off	On	Off
FR/SYNC short protection	Auto-restart	Always	Yes	Fault occurs when the FR/SYNC current goes above 150% of maximum current, about 180µA. The boost will stop switching, the disconnect switch will turn off, and the IC will disable the LED sinks until the fault is removed. When the fault is removed the IC will try to restart with soft-start.	OII	Off	Off
Overvoltage protection	Auto-restart	Always	No	Fault occurs when OVP pin exceeds V <sub>OVP(TH)</sub> threshold. The IC will immediately stop switching to try to reduce the output voltage. If the output voltage decreases then the IC will restart switching to regulate the output voltage.	Stop during OVP event	On	On
LED short protection	Auto-restart	Always	No	Fault occurs when the LED pin voltage exceeds $V_{\text{LEDSC}}$ . When the LED short protection is detected the LED string that is above the threshold will be removed from operation.	On	On	Off for shorted pins. On for all others.
Over temperature protection	Auto-restart	Always	No	Fault occurs when the die temperature exceeds the over temperature threshold, 165°C.	Off	Off	Off
VCC UVLO	Auto-restart	Always	No	Fault occurs when V <sub>CC</sub> drops below V <sub>UVLO</sub> , 3.9V maximum. This fault resets all latched faults.	Off	Off	Off



#### **CLASSIFICATION REFLOW PROFILES**

Profile Feature	Pb-Free Assembly
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	150°C 200°C 60-120 seconds
Average ramp-up rate (Tsmax to Tp)	3°C/second max.
Liquidous temperature (TL) Time at liquidous (tL)	217°C 60-150 seconds
Peak package body temperature (Tp)*	Max 260°C
Time (tp)** within 5°C of the specified classification temperature (Tc)	Max 30 seconds
Average ramp-down rate (Tp to Tsmax)	6°C/second max.
Time 25°C to peak temperature	8 minutes max.





Figure 49 Classification Profile




#### **PACKAGE INFORMATION**

#### eTSSOP-20





#### **RECOMMENDED LAND PATTERN**



#### Note:

- 1. Land pattern complies to IPC-7351.
- 2. All dimensions in MM.
- 3. This document (including dimensions, notes & specs) is a recommendation based on typical circuit board manufacturing parameters. Since land pattern design depends on many factors unknown (eg. user's board manufacturing specs), user must determine suitability for use.



#### **REVISION HISTORY**

Revision	Detail Information	Date
0A	Initial release	2016.08.18
0B	Add temperature chart     Add efficient chart     Update Figure 20, 26, 27, 28	2016.09.23
0C	Update t <sub>PWM_ON</sub> and t <sub>PWM_OFF</sub> value     Update Figure 45	2016.12.12
0D	Add soft star test condition	2017.02.06