


256Kx16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM with ADMUX & ECC

PRELIMINARY INFORMATION MARCH 2017

KEY FEATURES

- High-speed access time: 10ns, 12ns
- Single power supply
 - 2.4V-3.6V VDD
- Ultra Low Standby Current with ZZ# pin
 - IZZ = 30uA (typ.)
- Error Detection and Correction with optional ERR1/ERR2 output pin:
 - ERR1 pin indicates 1-bit error detection and correction.
 - ERR2 pin indicates multi-bit error detection
- ADMUX inputs/outputs: ADQ0~ADQ15
- Three state outputs
- Industrial and Automotive temperature support
- Lead-free available

FUNCTIONAL BLOCK DIAGRAM



DESCRIPTION

The *ISSI* IS61/64WV25616MEBLL are high-speed, low power, 4M bit ADMUX static RAMs organized as 256K words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology and implemented ECC function to improve reliability and ADMUX inputs/outputs to minimize pin counts.

This highly reliable process coupled with innovative circuit design techniques including ECC (SEC-DED: Single Error Correcting-Double Error Detecting) yields high-performance and highly reliable devices.

When CS# is High (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels. Especially Ultra Low Standby Power at Snooze mode with ZZ# Low.

The active LOW Write Enable (WE#) controls both writing and reading of the memory. A data byte allows Upper Byte (UB#) and Lower Byte (LB#) access.

The IS61/64WV25616MEBLL are packaged in the JEDEC standard 48-pin mini BGA (6mm x 8mm), and 44-pin TSOP (TYPE II).

Copyright © 2017 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



PIN CONFIGURATIONS 48-Pin mini BGA(6mm x 8mm) with ZZ#

	1	2	3	4	5	6	
Α	LB#	OE#	NC	NC	NC	ZZ#	
В	(AD8)	UB#	NC	NC	CS#	(ADQ0)	
С	(ADQ9)	ADQ 10	NC	NC	(ADQ1)	ADQ2	
D	vss	(ADQ)	(A17)	NC	ADQ3	VDD	
E	VDD	ADQ 12	NC	(A16)	ADQ4	VSS	
F	ADQ 14	(ADQ)	NC	NC	ADQ5	ADQ6	
G	ADQ 15	NC	NC	NC	WE#	ADQ7	
н	NC	NC	NC	NC	NC	ADV#	

48-Pin mini BGA (6mm x 8mm) with ZZ# and ERR1/2

Α

В

С

D

Ε

F

G

Н

1	2	3	4	5	6
LB#	OE#	NC	(NC)	(NC)	ZZ#
(AD8)	UB#	NC	NC	CS#	(ADQ0)
(ADQ9)	ADQ 10	NC	NC	(ADQ1)	(ADQ2)
VSS	ADQ 11	(A17)	NC	(ADQ3)	VDD
VDD	ADQ 12	ERR1	(A16)	ADQ4	VSS
ADQ 14	(ADQ)	NC	NC	ADQ5	ADQ6
ADQ 15	ERR2	NC	NC	WE#	ADQ7
NC	NC	NC	NC	NC	ADV#

IS61WV25616MEBLL IS64WV25616MEBLL




PIN DESCRIPTIONS

ADQ0- ADQ15	Address Inputs (A0~A15) Data Inputs/Outputs (DQ0~DQ15)
A16,A17	Address Input
CS#	Chip Enable Input
OE#	Output Enable Input
WE#	Write Enable Input
LB#	Lower-byte Control (ADQ0-ADQ7)
UB#	Upper-byte Control (ADQ8-ADQ15)
ERR1	1-bit Error Detection and Correction Signal
ERR2	2-bit ERR Detection Signal
ZZ#*	Power Sleep Mode. Ultra Low Standby current when Low.
ADV#	Address Valid signal Signal that a valid address is present on the address bus. Address is latched on the rising edge of ADV# during asynchronous Read/Write operations.
NC	No Connection
Vdd	Power
VSS	Ground

Notes:

1. ZZ# pin is internally pulled HIGH.

44-Pin TSOP-II with ZZ#





FUNCTION DESCRIPTION

ADMUX SRAM is the SRAM with Multiplexed Address and I/O pins via ADV# pin to minimize pin-counts.

ADMUX OPERATION

ADMUX (Address DQ Multiplex) operation consists of two paths, based on ADV# state. Address path is the first one and data path follows. During address path operation, ADV# is asserted Low and it indicates device to receive valid address information. Command information will be also applied during ADV# Low. WE# determines operation of read and write. Valid address setup/hold time to ADV# High time must be met to latch the address information, including A16. A17 address.

Data path operation follows with ADV# High. ADQ0~ADQ15 become input/output buffer upon ADV# High.

ADV#	ADQ0~ADQ15	Requirements
LOW	Address Path : Address	ADQ0~ADQ15 must be HIGH-Z from previous Read
	Buffer	operation before asserting ADV# Low in continuous
		Read Operation to avoid bus contention.
HIGH	Data Path : Input/Output	Valid Address Setup/Hold time to ADV# High must be
	Buffer	met.

STANDBY MODE


Device enters standby mode when deselected (CS# HIGH). The input and output pins (ADQ0-15) are placed in a high impedance state. The current consumption in this mode will be ISB1, or ISB2.

SNOOZE MODE

Device enters Snooze mode from Standby mode when asserting ZZ# Low, tZZI (100ns Min) after CS# High. Upon assertion of ZZ# Low, the device enters Snooze mode from Standby mode after tZZ (1ms Min.). During Snooze mode, the device must remain standby mode (CS# High), and ZZ# must remain asserted Low. Snooze mode can minimize Standby power consumption.

To exit Snooze mode, ZZ# must be de-asserted (High). The device returns to Standby mode from Snooze mode and CS# can be asserted Low, tZZO (1ms Min.) after de-assertion of ZZ# High.

SNOOZE MODE WAVEFORM



WRITE MODE

Write operation issues with Chip Select (CS#) Low, Write Enable (WE#) Low and ADV# Low. The ADQ pins (ADQ 0-15) act as Address inputs together with A16, A17 when ADV# is Low. UB# and LB# enables a byte write feature. By enabling ADV# High, ADQ pins (ADQ 0-15) become Data Inputs.

IS61WV25616MEBLL IS64WV25616MEBLL



READ MODE

Read operation issues with Chip Select (CS#) Low, Write Enable (WE#) High, and ADV# Low. The ADQ pins (ADQ 0-15) act as Address inputs together with A16, A17 when ADV# is Low. UB# and LB# enables a byte Read feature. OE# is an Asynchronous pin to control output time.

By enabling ADV# High, ADQ pins (ADQ 0-15) become Data Outputs. Upon Read operation, ADQ bus must be entered into HIGH-Z state at the end of the READ cycle by disabling OE#, CS#, or UB#/LB# to avoid bus contention with following external address.

ERROR DETECTION AND ERROR CORRECTION

- Independent ECC per each byte
 - detect and correct 1-bit error per byte or detect multi-bit error per byte
- Optional ERR1 output signal indicates 1-bit error detection and correction
- Optional ERR2 output signal indicates multi-bit error detection.
- Controller can use either ERR1 or ERR2 to monitor ECC event. Unused pins (ERR1 or ERR2) can be left floating.
- Better reliability than parity code schemes which can only detect an error but not correct an error
- Backward Compatible: Drop in replacement to current in industry standard devices (without ECC)

ERR1, ERR2 OUTPUT SIGNAL BEHAVIOR

ERR1	ERR2	DQ pin	Status	Remark
0	0	Valid Q	No Error	
1	0	Valid Q	1-Bit Error only	1-bit error per byte detected and corrected
0	1	In-Valid Q	Multi-Bit Error only	No 1-bit error. Multi-bit error per byte detected (out of 2 bytes)
1	1	In-Valid Q	1-bit & Multi-bit error	1-bit error detected and corrected at one byte, and multi-bit error detected at another byte.
High-Z	High-Z	Valid D	Non-Read	Write operation or Output Disabled

TRUTH TABLE

Mode	CS#	ZZ# ⁽¹⁾	WE#	OE#	LB#	UB#	ADQ0-ADQ7	ADQ8-ADQ15	VDD Current	
Not Selected	Н	Н	Х	Х	Х	Х	High-Z	High-Z	I _{SB1} , I _{SB2}	
Not Selected	Н	L	Х	Х	Х	Х	High-Z	High-Z	I _{ZZ}	
Output Disabled	L	Н	Н	Н	L	Х	High-Z	High-Z	ICC,ICC1	
Output Disabled	L	Н	Х	Х	Н	Н	High-Z	High-Z	100,1001	
	L	Н	Н	L	L	Н	DOUT	High-Z		
Read	L	Н	Η	L	Η	L	High-Z	DOUT	ICC,ICC1	
	L	Н	Н	L	L	L	DOUT	DOUT		
	L	Н	L	Х	L	Н	DIN	High-Z		
Write	L	Н	L	Х	Н	L	High-Z	DIN	ICC,ICC1	
	L	Н	L	Х	L	L	DIN	DIN		

Notes:

1. ZZ# pin can be left floating because it is internally pulled HIGH.



ABSOLUTE MAXIMUM RATINGS AND Operating Range

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
Vterm	Terminal Voltage with Respect to VSS	-0.5 to $V_{DD} + 0.5V$	V
V_{DD}	V _{DD} Related to VSS	-0.3 to 4.0	V
tStg	Storage Temperature	-65 to +150	°C
PT	Power Dissipation	1.0	W

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

PIN CAPACITANCE (1)

Parameter	Symbol	Test Condition	Max	Units
Input capacitance	CIN	T 25°C f 4 MHz \/ \/ (tup)	6	pF
DQ capacitance (IO0–IO15)	C _{I/O}	$T_A = 25$ °C, $f = 1$ MHz, $V_{DD} = V_{DD}(typ)$	8	pF

Note:

OPERATING RANGE(1)

Range	Ambient Temperature	PART NUMBER	SPEED (MAX)	VDD
Commercial	0°C to +70°C	IS61WV25616MEBLL	10 ns	2.4V - 3.6V
Industrial	-40°C to +85°C	1301VV V 23010IVIEDLL	10 ns	2.4V - 3.6V
Automotive (A1)	-40°C to +85°C	IS64WV25616MEBLL	10 ns	2.4V - 3.6V
Automotive (A3)	-40°C to +125°C	IS64WV25616MEBLL	12 ns	2.4V – 3.6V

Note:

THERMAL CHARACTERISTICS (1)

Parameter	Symbol	Rating	Units
Thermal resistance from junction to ambient (airflow = 1m/s)	Reja	TBD	°C/W
Thermal resistance from junction to pins	Rejb	TBD	°C/W
Thermal resistance from junction to case	Rejc	TBD	°C/W

Note:

^{1.} These parameters are guaranteed by design and tested by a sample basis only.

^{1.} Full device AC operation assumes a 100 μ s ramp time from 0 to $V_{DD}(min)$ and 200 μ s wait time after V_{DD} stabilization.

^{1.} These parameters are guaranteed by design and tested by a sample basis only.



AC TEST CONDITIONS (OVER THE OPERATING RANGE)

Parameter	Unit (2.4V~3.6V)
Input Pulse Level	0.4V to V _{DD} -0.3V
Input Rise and Fall Time	1.0ns
Input and Output Timing and Reference Level (V _{REF})	V _{DD} /2
Output Load Conditions	Refer to Figure 1 and 2

OUTPUT LOAD CONDITIONS FIGURES

Figure1

Zo = 50 ohm

Output

So ohm

W—O VDD/2


30 pF,

Including

jig

and scope

Figure2





DC ELECTRICAL CHARACTERISTICS

IS61(64)WV25616MEBLL DC ELECTRICAL CHARACTERISTICS-I (OVER THE OPERATING RANGE)

$VDD = 2.4V \sim 3.6V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	V _{DD} = Min., I _{OH} = -1.0 mA	1.8	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., I_{OL} = 1.0 \text{ mA}$	_	0.4	V
V _{IH} ⁽¹⁾	Input HIGH Voltage		2.0	$V_{DD} + 0.3$	V
V _{IL} (1)	Input LOW Voltage		-0.3	0.8	V
I _{LI} ⁽²⁾	Input Leakage	VSS < VIN < VDD	– 1	1	μA
I _{LO}	Output Leakage	VSS < V _{IN} < V _{DD} , Output Disabled	– 1	1	μΑ

Notes:

- VIL(min) = -0.3V DC; VIL(min) = -2.0V AC (pulse width 2.0ns). Not 100% tested.
 VIH (max) = VDD + 0.3V DC; VIH(max) = VDD + 2.0V AC (pulse width 2.0ns). Not 100% tested..
- 2. Input Leakage for ZZ# pin is +/-10uA because it is internally pulled HIGH.

POWER SUPPLY CHARACTERISTICS-II FOR POWER (OVER THE OPERATING RANGE)

Symbol	Parameter	Test Conditions	Grade	-10 Max.	-12 Max.	Unit	
	V _{DD} Dynamic Operating Supply Current		Com.	60	55	mA	
100		V NAV I 0 A 6 4DO	Ind.	70	65		
ICC		$V_{DD} = MAX$, $I_{OUT} = 0$ mA, $f = tRC_{MIN}$	Auto.	80	75		
			Typ. (2)	40			
	Operating Supply	$V_{DD} = MAX,$	Com.	15	15		
ICC1	Operating Supply Current	$I_{OUT} = 0 \text{ mA}, f = 0$	Ind.	20	20	mΑ	
			Auto.	30	30		
	TTL Standby Current (TTL Inputs)	$V_{DD} = MAX,$	Com.	25	25	5	
ISB1		VIN = VIH OF VIL	Ind.	30	30	mΑ	
		CS# ≥ V _{IH} , f = 0	Auto.	40	40		
1000	CMOS Standby Current (CMOS Inputs)	$V_{DD} = MAX,$ $CS\# \ge V_{DD} - 0.2V$ $V_{IN} \ge V_{DD} - 0.2V$ or $V_{IN} \le 0.2V$, $f = 0$	Com.	15	15	mA	
			Ind.	20	20		
ISB2			Auto.	30	30		
		,	Тур. (2)	10			
	Snooze Mode Current (CMOS Inputs)	V _{DD} = MAX,	Com.	60	60		
IZZ		CS# ≥ V _{DD} - 0.2V ZZ# ≤ 0.2V	Ind.	80	80		
			Auto.	110	110	uA	
	, , ,	$V_{IN} \ge V_{DD} - 0.2V$, or $V_{IN} \le 0.2V$, $f = 0$	Typ. (2)	3	0		

Notes:

- 1. At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input line change.
- 2. Typical values are measured at VDD = 3.0V, TA = 25 °C and not 100% tested.

IS61WV25616MEBLL IS64WV25616MEBLL



AC CHARACTERISTICS (OVER OPERATING RANGE)

READ CYCLE AC CHARACTERISTICS

Parameter	Symbol	-10 ⁽¹⁾		-12 ⁽¹⁾		unit	notes	
Parameter		Min	Max	Min	Max	unit	notes	
Read Cycle Time	tRC	18	-	20	-	ns	3	
ADV# High Access Time	tAADVH	-	10	-	12	ns		
ADV# High to Low-Z Output	tLZADVH	3	-	3	-	ns		
OE# Access Time	tDOE	-	5	-	6	ns		
OE# to High-Z Output	tHZOE	-	5	-	5	ns	2	
OE# to Low-Z Output	tLZOE	0	-	0	-	ns	2	
CS# to High-Z Output	tHZCS	-	5	-	5	ns	2	
UB#, LB# Access Time	tBA	-	5	-	6	ns		
UB#, LB# to High-Z Output	tHZB	-	5	-	5	ns	2	
UB#, LB# to Low-Z Output	tLZB	0	-	0	-	ns	2	
CS# Setup to ADV# High	tCSADVH	3	-	3	-	ns	4	
Address Setup to ADV# High	tASADVH	3	-	3	-	ns		
Address Hold from ADV# High	tAHADVH	2	-	2	-	ns		
ADV# Low Pulse Width	tADVP	3	-	3	-	ns		


Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of VDD/2, and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. ADQ bus must be entered into HIGH-Z state at the end of the READ, which requires tRC greater than tAA/tACS.
- 4. CS# must stay Low during valid Read Operation.



Timing Diagram


READ CYCLE NO. 1^(1,2,3) (ADV# AND CS# CONTROLLED, OE#, UB#, LB# = LOW, WE# = HIGH)



Notes:

- 1. ERR1, ERR2 signals act like a Read Data Q during Read Operation.
- 2. ADQ bus must be entered into HIGH-Z state at the end of the READ cycle by disabling OE#, CS#, or UB#/LB# to avoid bus contention with following external address.
- 3. If tAHADVH applies longer than tLZADVH, OE# needs to be controlled to avoid BUS contention

READ CYCLE NO. 2 (OE# CONTROLLED, WE# = HIGH)



IS61WV25616MEBLL IS64WV25616MEBLL



WRITE CYCLE AC CHARACTERISTICS

Boromotor	Symbol	-10 ⁽¹⁾		-12 ⁽¹⁾			notos	
Parameter	Symbol	Min	Max	Min	Max	unit	notes	
Write Cycle Time	tWC	18	-	20	-	ns		
UB#,LB# to Write End	tPWB	7	-	8	-	ns	2	
WE# Pulse Width	tPWE	7	-	8	-	ns	2,3	
Data Setup to Write End	tSD	5	-	6	-	ns		
Data Hold from Write End	tHD	0	-	0	1	ns		
Address Setup to ADV# High	tASADVH	3.0	-	3.0	-	ns		
CS# Setup to ADV# High	tCSADVH	3.0	-	3.0	-	ns	2	
Address Hold from ADV# High	tAHADVH	2	-	2	-	ns		
ADV# Low Pulse Width	tADVP	3.0	-	3.0	-	ns		
ADV# High to Write End	tADVHWH	10	-	12	-	ns		
WE# LOW to High-Z Output	tHZWE	-	5	-	5	ns	3	
WE# HIGH to Low-Z Output	tLZWE	3	-	3	-	ns	3	


Notes:

- Test conditions assume signal transition times of 3 ns or less, timing reference levels of VDD/2, and output loading specified in Figure 1. The internal write time is defined by the overlap of CS#=LOW, UB# or LB#=LOW, and WE#=LOW. All signals must be in valid states to initiate a Write, but anyone can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.
- If OE# is LOW during write cycle, (WE# controlled, CS# = UB# = LOW), the minimum write pulse width is the sum of tHZWE and




Timing Diagram

WRITE CYCLE NO. 1 (WE# CONTROLLED, UB#, LB# = LOW, OE# = HIGH)



WRITE CYCLE NO. 2 (UB# AND LB# CONTROLLED, OE# = HIGH)



IS61WV25616MEBLL IS64WV25616MEBLL




DATA RETENTION CHARACTERISTICS

Symbol	Parameter	Test Condition	OPTION	Min.	Typ. ⁽²⁾	Max.	Unit
V _{DR}	V _{DD} for Data Retention	See Data Retention Waveform		2.0	-	3.6	V
			Com.	-	10	15	
IDR Data Retention Current		V _{DD} = MAX, CS# ≥ V _{DD} – 0.2V	Ind.	-	-	20	mA
	Au	Auto	-	-	30		
t _{SDR}	Data Retention Setup Time	See Data Retention Waveform		0	-	-	ns
t _{RDR}	Recovery Time	See Data Retention Waveform		tRC	-	-	ns

Notes

- 1. If CS# >VDD-0.2V, all other inputs including UB# and LB# must meet this condition.
- 2. Typical values are measured at VDD=3.0V, TA = 25°C and not 100% tested.

DATA RETENTION WAVEFORM (CS# CONTROLLED)





ORDERING INFORMATION

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
10	IS61WV25616MEBLL-10BI	mini BGA (6mm x 8mm)
10	IS61WV25616MEBLL-10BLI	mini BGA (6mm x 8mm), Lead-free
10	IS61WV25616MEBLL-10B2I	mini BGA (6mm x 8mm), ERR1/ERR2 Pins
10	IS61WV25616MEBLL-10B2LI	mini BGA (6mm x 8mm), ERR1/ERR2 Pins, Lead-free
10	IS61WV25616MEBLL-10TI	TSOP (Type II)
10	IS61WV25616MEBLL-10TLI	TSOP (Type II), Lead-free
12	IS61WV25616MEBLL-12BI	mini BGA (6mm x 8mm)
12	IS61WV25616MEBLL-12BLI	mini BGA (6mm x 8mm), Lead-free
12	IS61WV25616MEBLL-12B2I	mini BGA (6mm x 8mm), ERR1/ERR2 Pins
12	IS61WV25616MEBLL-12B2LI	mini BGA (6mm x 8mm), ERR1/ERR2 Pins, Lead-free
12	IS61WV25616MEBLL-12TI	TSOP (Type II)
12	IS61WV25616MEBLL-12TLI	TSOP (Type II), Lead-free

AUTOMOTIVE RANGE (A1): -40°C TO +85°C

Speed (ns)	Order Part No.	Package
10	IS64WV25616MEELL-10BA1	mini BGA (6mm x 8mm)
10	IS64WV25616MEELL-10BLA1	mini BGA (6mm x 8mm), Lead-free
10	IS64WV25616MEBLL-10B2A1	mini BGA (6mm x 8mm), ERR1/ERR2 Pins
10	IS64WV25616MEBLL-10B2LA1	mini BGA (6mm x 8mm), ERR1/ERR2 Pins, Lead-free
10	IS64WV25616MEBLL-10CTA1	TSOP (Type II), Copper Leadframe
10	IS64WV25616MEBLL-10CTLA1	TSOP (Type II), Copper Leadframe , Lead-free

AUTOMOTIVE RANGE (A3): -40°C TO +125°C

Speed (ns)	Order Part No.	Package
12	IS64WV25616MEELL-12BA3	mini BGA (6mm x 8mm)
12	IS64WV25616MEELL-12BLA3	mini BGA (6mm x 8mm), Lead-free
12	IS64WV25616MEBLL-12B2A3	mini BGA (6mm x 8mm), ERR1/ERR2 Pins
12	IS64WV25616MEBLL-12B2LA3	mini BGA (6mm x 8mm), ERR1/ERR2 Pins, Lead-free
12	IS64WV25616MEBLL-12CTA3	TSOP (Type II), Copper Leadframe
12	IS64WV25616MEBLL-12CTLA3	TSOP (Type II), Copper Leadframe, Lead-free



PACKAGE INFORMATION

