



Intel[®] Pentium[®] M Processor

Datasheet

April 2004



Information in this document is provided solely to enable use of Intel products. Intel assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Intel products except as provided in Intel's terms and Conditions of Sale for such products. Information contained herein supersedes previously published specifications on these devices from Intel.

Information in this document is provided in connection with Intel products. No license, express or implied, estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Intel's terms and Conditions of Sale for such products, Intel assumes no liability whatsoever, and Intel disclaims any express or implied warranty, relating to sale and/or use of Intel products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. Intel products are not intended for use in medical, life safety, or life sustaining applications.

Intel may make changes to specifications and product descriptions at any time, without notice.

Designers must not rely on the absence or characteristics of any features or instructions marked reserved or undefined. Intel reserves these or future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Intel® Pentium® M Processor Specifications Manual, Volume 1, 2004. Copyright © 2004 Intel Corporation. All rights reserved. Intel, the Intel logo, Pentium, and Intel SpeedStep, and Intel Centrino are registered trademarks or trademarks of Intel Corporation and its subsidiaries in the United States and other countries.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Copies of documents which have an order number and are referenced in this document, or other Intel literature, may be obtained by calling 1-800-48-4722 or visiting Intel's website at <http://www.intel.com>.

Copyright © Intel Corporation 2000, 2001, 2002, 2003, 2004.

Intel, the Intel logo, Pentium, and Intel SpeedStep, and Intel Centrino are registered trademarks or trademarks of Intel Corporation and its subsidiaries in the United States and other countries.

Other brands and names are the property of their respective owners.

Contents

1	Introduction	7
1.1	Terminology	8
1.2	References.....	
2	Low Power Features	11
2.1	Clock Control and Low Power States.....	11
2.1.1	Normal State	11
2.1.2	Auto-Halt Power-Down State.....	11
2.1.3	Halt/Grant Snoop State	12
2.1.4	Sleep State.....	12
2.1.5	Deep Sleep State	13
2.1.6	Deeper Sleep State.....	13
2.2	Enhanced Intel SpeedStep® Technology	13
2.3	Processor System Bus Low Power Enhancements	14
2.4	Processor Power Status Indicator (PSI) Signal.....	1
3	Electrical Specifications	17
3.1	System Bus and Global Functions.....	17
3.2	Power and Ground Pins.....	17
3.3	Coupling Guidelines.....	17
3.3.1	VCC Coupling	18
3.3.2	System Bus Global Coupling	18
3.3.3	System Bus Clock (BCLK10) and Processor Clocking	18
3.4	Voltage Identification.....	18
3.5	Catastrophic Thermal Protection.....	20
3.6	Signal Terminations and Unused Pins	20
3.7	System Bus Signal Groups	20
3.8	CMOS Signals	21
3.9	Maximum Ratings	22
3.10	Processor Core Specifications.....	22
4	Package Mechanical Specifications and Pin Information	39
4.1	Processor Pin-Out and Pin List.....	47
4.2	Physical Signals Reference	62
5	Thermal Specifications and Design Considerations	69
5.1	Thermal Specifications.....	71
5.1.1	Thermal Node.....	71
5.1.2	Intel Thermal Monitor	72
6	Debug Tools Specifications	75
6.1	Logical Analyzer Interface (LAI).....	7
6.1.1	Mechanical Considerations	7
6.1.2	Electrical Considerations.....	7

Figures

1	Clock Control States	11
2	Illustration of Active State VCC Static and Ripple Tolerances (Highest Frequency Mode)	28
3	Illustration of Deep Sleep State Voltage Tolerances (Lowest Frequency Mode)	30
4	Micro-FCPG Package Top and Bottom Isometric Views	3
	Micro-FCPG Package Top and Side Views	40
6	Micro-FCPG Package Bottom View	41
7	Intel Pentium M Processor Die Set	41
8	Micro-FCBG Package Top and Bottom Isometric Views	43
	Micro-FCBG Package Top and Side Views	44
10	Micro-FCBG Package Bottom View	46
11	The Coordinates of the Processor Pins as Viewed From the Top of the Package	48



Tables

1	References	1
2	Voltage Identification Definition	1
3	System Bus Pin Groups.....	21
4	Processor Core Solute Maximum Ratings.....	22
	Voltage and Current Specifications	23
6	Voltage tolerances for Intel Pentium M Processors with HFM VI 1.484 V (Active State)	27
7	Voltage tolerances for Intel Pentium M Processors with HFM VI 1.484 V (Deep Sleep State)	2
8	Voltage tolerances for Intel Pentium M Processors with HFM VI 1.388 V (Active State)	31
	Voltage tolerances for Intel Pentium M Processors with HFM VI 1.388 V (Deep Sleep State)	32
10	Voltage tolerances for Low Voltage Intel Pentium M Processors (Active State)	33
11	Voltage tolerances for Low Voltage Intel Pentium M Processors (Deep Sleep State)	34
12	Voltage tolerances for Ultra Low Voltage Intel Pentium M Processors (Active State)	3
13	Voltage tolerances for Ultra Low Voltage Intel Pentium M Processors (Deep Sleep State)	36
14	System Bus Differential BCL Specifications	37
15	GL Signal Group C Specifications	37
16	CM S Signal Group C Specifications	38
17	pen rain Signal Group C Specifications	38
18	Micro-FCPG Package Dimensions.....	42
19	Micro-FCBG Package Dimensions.....	4
20	Pin Listin Pin ame.....	4
21	Pin Listin Pin umber	
22	Signal Description	62
23	Power Specifications for the Intel Pentium M Processor	70
24	Thermal Node Interface	71
25	Thermal Node Specifications	71

Revision History

Document Number	Revision	Description	Date
2 2612	001	Initial release o datasheet	March 2003
2 2612	002	updates include added specifications for Intel Pentium M Processor 1.7 GHz, Low Voltage Pentium M processor 1.2 GHz, and Ultra Low Voltage Pentium M processor 1 GHz in 44 pin and 44 pin 23	June 2003
2 2612	003	updates include added specifications for Intel Pentium M Processor Low Voltage 1.30 GHz, and Intel Pentium M Processor Ultra Low Voltage 1.10 GHz in 44 pin and 44 pin 23 updated I/O 3.0 and BPM 3 pin direction	March 2004

1 Introduction

This document provides electrical, mechanical, and thermal specifications for the Intel® Pentium® M processor.

The Intel Pentium M processor is offered at the following core frequencies:

- 1.30 GHz
- 1.40 GHz
- 1.50 GHz
- 1.60 GHz
- 1.70 GHz

The Low Voltage Intel Pentium M processor is offered at the following core frequencies:

- 1.10 GHz
- 1.20 GHz
- 1.30 GHz

The Ultra Low Voltage Intel Pentium M processor is offered at the following core frequencies:

- 900 MHz
- 1.00 GHz
- 1.10 GHz

Key features of the Intel Pentium M processor include:

- Supports Intel® Architecture with Dynamic Execution
- High performance, low-power core
- On-die, primary 32-kB instruction cache and 32-kB write-back data cache
- On-die, 1-MB second level cache with Advanced Transfer Cache Architecture
- Advanced Branch Prediction and Data Prefetch Logic
- Streaming SIMD Extensions 2 (SSE2) enable break-through levels of performance in multimedia applications including 3D graphics, video decoding/encoding, and speech recognition.
- 400-MHz, Source-Synchronous processor system bus to improve performance by transferring data four times per bus clock (4X data transfer rate, as in AGP 4X).
- Advanced Power Management features including Enhanced Intel SpeedStep® technology
- Micro-FCPGA and Micro-FCBGA packaging technologies
- Manufactured on Intel's advanced 0.13 micron process technology with copper interconnect.
- Support for MMX™ technology
- Internet Streaming SIMD instructions and full compatibility with IA-32 software.

- Micro-op Fusion and Advanced Stack Management that reduce the number of micro-ops handled by the processor.
- Advanced branch prediction architecture that significantly reduces the number of mispredicted branches.
- Double-precision floating-point instructions enhance performance for applications that require greater range and precision, including scientific and engineering applications and advanced 3D geometry techniques, such as ray tracing.

Note: The term AGTL+ has been used for Assisted Gunning Transceiver Logic technology on other Intel products.

The Intel Pentium M processor is offered in two packages: a socketable Micro Flip-Chip Pin Grid Array (Micro-FCPGA) and a surface mount Micro Flip-Chip Ball Grid Array (Micro-FCBGA) package technology. The Micro-FCPGA package plugs into a 479-hole, surface-mount, zero insertion force (ZIF) socket, which is referred to as the mPGA479M socket.

1.1 Terminology

A “#” symbol after a signal name refers to an active low signal, indicating a signal is in the active state when driven to a low level. For example, when RESET# is low, a reset has been requested. Conversely, when NMI is high, a nonmaskable interrupt has occurred. In the case of signals where the name does not imply an active state but describes part of a binary sequence (such as *address* or *data*), the “#” symbol implies that the signal is inverted. For example, D[3:0] = “HLHL” refers to a hex ‘A’, and D[3:0]# = “LHLH” also refers to a hex “A” (H= High logic level, L= Low logic level).

“System Bus” refers to the interface between the processor and system core logic (also known as the chipset components).

1.2 References

Material and concepts available in the following documents may be beneficial when reading this document. Also, please note that “platform design guides,” when used throughout this document, refers to the following documents: *Intel® 855PM MHz Chipset Platform Design Guide* and *Intel® 855GM Chipset Platform Design Guide*.

Table 1. References

Document	Order Number
<i>Intel® 855PM Chipset Platform Design Guide</i>	http://download.intel.com/design/chipsets/855PM/855PM_PDG.pdf
<i>Intel® 855PM Chipset Datasheet</i>	http://download.intel.com/design/chipsets/855PM/855PM_DS.pdf
<i>Intel® 855PM Chipset Specification Update</i>	http://download.intel.com/design/chipsets/855PM/855PM_SpecUpdate.pdf
<i>Intel® 855GM Chipset Platform Design Guide</i>	http://download.intel.com/design/chipsets/855GM/855GM_PDG.pdf
<i>Intel® 855GM Chipset Datasheet</i>	http://download.intel.com/design/chipsets/855GM/855GM_DS.pdf
<i>Intel® 855GM Chipset Specification Update</i>	http://download.intel.com/design/chipsets/855GM/855GM_SpecUpdate.pdf
<i>Intel® Pentium® M Processor Specification Update</i>	http://download.intel.com/design/processors/PentiumM/PentiumM_SpecUpdate.pdf
<i>Intel® Architecture Software Developer's Manual</i>	http://download.intel.com/design/processors/PentiumM/PentiumM_SpecUpdate.pdf
<i>Volume I: Basic Architecture</i>	
<i>Volume II: Instruction Set Reference</i>	
<i>Volume III: System Programming Guide</i>	
<i>ITP700 Debug Port Design Guide</i>	http://download.intel.com/design/chipsets/855GM/855GM_PDG.pdf

NOTE: Contact your Intel representative for the latest revision and order number of this document.



This page intentionally left blank.

While in AutoHALT Powerdown state, the processor will process bus snoops. Stop-Grant State

When the STPCLK# pin is asserted, the Stop-Grant state of the processor is entered 20 bus clocks after the response phase of the processor-issued Stop-Grant Acknowledge special bus cycle.

Since the AGTL+ signal pins receive power from the system bus, these pins should not be driven (allowing the level to return to V_{CCP}) for minimum power drawn by the termination resistors in this state. In addition, all other input pins on the system bus should be driven to the inactive state.

RESET# will cause the processor to immediately initialize itself, but the processor will stay in Stop-Grant state. A transition back to the Normal state will occur with the deassertion of the STPCLK# signal. When re-entering the Stop-Grant state from the Sleep state, STPCLK# should be deasserted ten or more bus clocks after the de-assertion of SLP#.

A transition to the HALT/Grant Snoop state will occur when the processor detects a snoop on the system bus (see [Section 2.1.3](#)). A transition to the Sleep state (see [Section 2.1.4](#)) will occur with the assertion of the SLP# signal.

While in the Stop-Grant state, SMI#, INIT# and LINT[1:0] will be latched by the processor, and only serviced when the processor returns to the Normal state. Only one occurrence of each event will be recognized upon return to the Normal state.

While in Stop-Grant state, the processor will process snoops on the system bus and it will latch interrupts delivered on the system bus.

The PBE# signal can be driven when the processor is in Stop-Grant state. PBE# will be asserted if there is any pending interrupt latched within the processor. Pending interrupts that are blocked by the EFLAGS.IF bit being clear will still cause assertion of PBE#. Assertion of PBE# indicates to system logic that it should return the processor to the Normal state

2.1.3 HALT/Grant Snoop State

The processor will respond to snoop or interrupt transactions on the system bus while in Stop-Grant state or in AutoHALT Power Down state. During a snoop or interrupt transaction, the processor enters the HALT/Grant Snoop state. The processor will stay in this state until the snoop on the system bus has been serviced (whether by the processor or another agent on the system bus) or the interrupt has been latched. After the snoop is serviced or the interrupt is latched, the processor will return to the Stop-Grant state or AutoHALT Power Down state, as appropriate.

2.1.4 Sleep State

The Sleep state is a low power state in which the processor maintains its context, maintains the phase-locked loop (PLL), and has stopped all internal clocks. The Sleep state can only be entered from Stop-Grant state. Once in the Stop-Grant state, the processor will enter the Sleep state upon the assertion of the SLP# signal. The SLP# pin should only be asserted when the processor is in the Stop-Grant state. SLP# assertions while the processor is not in the Stop-Grant state are out of specification and may result in unapproved operation.

Snoop events that occur while in Sleep state or during a transition into or out of Sleep state will cause unpredictable behavior.

In the Sleep state, the processor is incapable of responding to snoop transactions or latching interrupt signals. No transitions or assertions of signals (with the exception of SLP#, DPSLP# or RESET#) are allowed on the system bus while the processor is in Sleep state. Any transition on an input signal before the processor has returned to Stop-Grant state will result in unpredictable behavior.

If RESET# is driven active while the processor is in the Sleep state, and held active as specified in the RESET# pin specification, then the processor will reset itself, ignoring the transition through Stop-Grant state. If RESET# is driven active while the processor is in the Sleep state, the SLP# and STPCLK# signals should be deasserted immediately after RESET# is asserted to ensure the processor correctly executes the Reset sequence.

While in the Sleep state, the processor is capable of entering an even lower power state, the Deep Sleep state by asserting the DPSLP# pin. (See [Section 2.1.5](#).) While the processor is in the Sleep state, the SLP# pin must be deasserted if another asynchronous system bus event needs to occur.

2.1.5 Deep Sleep State

Deep Sleep state is a very low power state the processor can enter while maintaining context. Deep Sleep state is entered by asserting the DPSLP# pin while in the Sleep state. BCLK may be stopped during the Deep Sleep state for additional platform level power savings. BCLK stop/restart timings on Intel 855PM and Intel 855GM chipset-based platforms are as follows:

- Deep Sleep entry - DPSLP# and CPU_STP# are asserted simultaneously. The platform clock chip will stop/tristate BCLK within 2 BCLKs +/- a few nanoseconds.
- Deep Sleep exit - DPSLP# and CPU_STP# are deasserted simultaneously. The platform clock chip will drive BCLK to differential DC levels within 2-3 ns and starts toggling BCLK 2-6 BCLK periods later.

To re-enter the Sleep state, the DPSLP# pin must be deasserted. BCLK can be re-started after DPSLP# deassertion as described above. A period of 30 microseconds (to allow for PLL stabilization) must occur before the processor can be considered to be in the Sleep state. Once in the Sleep state, the SLP# pin must be deasserted to re-enter the Stop-Grant state.

While in Deep Sleep state, the processor is incapable of responding to snoop transactions or latching interrupt signals. No transitions of signals are allowed on the system bus while the processor is in Deep Sleep state. Any transition on an input signal before the processor has returned to Stop-Grant state will result in unpredictable behavior.

2.1.6 Deeper Sleep State

The Deeper Sleep state is the lowest power state the processor can enter. This state is functionally identical to the Deep Sleep state but at a lower core voltage. The control signals to the voltage regulator to initiate a transition to the Deeper Sleep state are provided on the platform. Please refer to the platform design guides for details.

2.2 Enhanced Intel SpeedStep® Technology

The Intel Pentium M processor features Enhanced Intel SpeedStep® technology. Unlike previous implementations of Intel SpeedStep technology, this technology enables the processor to switch between multiple frequency and voltage points instead of two. This will enable superior performance with optimal power savings. Switching between states is software controlled unlike previous implementations where the GHI# pin is used to toggle between two states. The following are the key features of Enhanced Intel SpeedStep technology:

- Multiple voltage/frequency operating points provide optimal performance at the lowest power.
- Voltage/Frequency selection is software controlled by writing to processor MSR's (Model Specific Registers) thus eliminating chipset dependency.

- If the target frequency is higher than the current frequency, V_{CC} is ramped up by placing a new value on the VID pins and the PLL then locks to the new frequency.
- If the target frequency is lower than the current frequency, the PLL locks to the new frequency and the V_{CC} is changed through the VID pin mechanism.
- Software transitions are accepted at any time. If a previous transition is in progress, the new transition is deferred until its completion.
- The processor controls voltage ramp rates internally to ensure glitch free transitions.
- Low transition latency and large number of transitions possible per second.
 - Processor core (including L2 cache) is unavailable for up to 10 µs during the frequency transition
 - The bus protocol (BNR# mechanism) is used to block snooping
- No bus master arbiter disable required prior to transition and no processor cache flush necessary.
- Improved Intel Thermal Monitor mode.
 - When the on-die thermal sensor indicates that the die temperature is too high, the processor can automatically perform a transition to a lower frequency/voltage specified in a software programmable MSR.
 - The processor waits for a fixed time period. If the die temperature is down to acceptable levels, an up transition to the previous frequency/voltage point occurs.
 - An interrupt is generated for the up and down Intel Thermal Monitor transitions enabling better system level thermal management.

2.3 Processor System Bus Low Power Enhancements

The Intel Pentium M processor incorporates the following processor system bus low power enhancements:

- Dynamic FSB power down
- BPRI# control for address and control input buffers
- Dynamic on-die termination disabling
- Low VCCP (I/O termination voltage)

The Intel Pentium M processor incorporates the DPWR# signal that controls the Data Bus input buffers on the processor. The DPWR# signal disables the buffers when not used and activates them only when data bus activity occurs, resulting in significant power savings with no performance impact. BPRI# control also allows the processor address and control input buffers to be turned off when the BPRI# signal is inactive. The On Die Termination on the processor PSB buffers is disabled when the signals are driven low, resulting in additional power savings. The low I/O termination voltage is on a dedicated voltage plane independent of the core voltage, enabling low I/O switching power at all times.

2.4 Processor Power Status Indicator (PSI#) Signal

The Intel Pentium M processor incorporates the PSI# signal that is asserted when the processor is in a low power (Deep Sleep or Deeper Sleep) state. This signal is asserted upon Deep Sleep entry and deasserted upon exit. PSI# can be used to improve the light load efficiency of the voltage regulator, resulting in platform power savings and extended battery life. PSI# can also be used to simplify voltage regulator designs since it removes the need for integrated 100 μ s timers required to mask the PWRGOOD signal during Deeper Sleep transitions. It also reduces PWRGOOD monitoring requirements in the Deeper Sleep state.



This page intentionally left blank.

3 Electrical Specifications

3.1 System Bus and GTLREF

The Intel Pentium M processor system bus signals use Advanced Gunning Transceiver Logic (AGTL+) signalling technology, a variant of GTL+ signalling technology with low power enhancements. This signalling technology provides improved noise margins and reduced ringing through low-voltage swings and controlled edge rates. The termination voltage level for the Intel Pentium M processor AGTL+ signals is $V_{CCP} = 1.05\text{ V}$ (nominal). Due to speed improvements to data and address bus, signal integrity and platform design methods have become more critical than with previous processor families. Design guidelines for the Intel Pentium M processor system bus are detailed in the platform design guides.

The AGTL+ inputs require a reference voltage (GTLREF) that is used by the receivers to determine if a signal is a logical 0 or a logical 1. GTLREF must be generated on the system board. Termination resistors are provided on the processor silicon and are terminated to its I/O voltage (V_{CCP}). The Intel 855PM and Intel 855GM chipsets also provide on-die termination, thus eliminating the need to terminate the bus on the system board for most AGTL+ signals.

Refer to the platform design guides for board level termination resistor requirements.

The AGTL+ bus depends on incident wave switching. Therefore, timing calculations for AGTL+ signals are based on flight time as opposed to capacitive deratings. Analog signal simulation of the system bus, including trace lengths, is highly recommended when designing a system.

3.2 Power and Ground Pins

For clean on-chip power distribution, the Intel Pentium M processor has a large number of V_{CC} (power) and V_{SS} (ground) inputs. All power pins must be connected to V_{CC} power planes while all V_{SS} pins must be connected to system ground planes. Use of multiple power and ground planes is recommended to reduce $I \cdot R$ drop. Please refer to the platform design guides for more details. The processor V_{CC} pins must be supplied the voltage determined by the VID (Voltage ID) pins.

3.3 Decoupling Guidelines

Due to its large number of transistors and high internal clock speeds, the processor is capable of generating large average current swings between low and full power states. This may cause voltages on power planes to sag below their minimum values if bulk decoupling is not adequate. Care must be taken in the board design to ensure that the voltage provided to the processor remains within the specifications listed in [Table 5](#). Failure to do so can result in timing violations or reduced lifetime of the component. For further information and design guidelines, refer to the platform design guides.

3.3.1 V_{CC} Decoupling

Regulator solutions need to provide bulk capacitance with a low Effective Series Resistance (ESR) and keep a low interconnect resistance from the regulator to the socket. Bulk decoupling for the large current swings when the part is powering on, or entering/exiting low-power states, must be provided by the voltage regulator solution. For more details on decoupling recommendations, please refer to the platform design guides. It is **strongly recommended** that the layout and decoupling recommendations in the design guides be followed.

3.3.2 System Bus AGTL+ Decoupling

Intel Pentium M processors integrate signal termination on the die as well as incorporate high frequency decoupling capacitance on the processor package. Decoupling must also be provided by the system motherboard for proper AGTL+ bus operation. For more information, refer to the platform design guides.

3.3.3 System Bus Clock (BCLK[1:0]) and Processor Clocking

BCLK[1:0] directly controls the system bus interface speed as well as the core frequency of the processor. As in previous generation processors, the Intel Pentium M processor core frequency is a multiple of the BCLK[1:0] frequency. In regards to processor clocking, the Intel Pentium M processor uses a differential clocking implementation.

3.4 Voltage Identification

The Intel Pentium M processor uses six voltage identification pins, VID[5:0], to support automatic selection of power supply voltages. The VID pins for the Intel Pentium M processor are CMOS outputs driven by the processor VID circuitry. [Table 2](#) specifies the voltage level corresponding to the state of VID[5:0]. A “1” in this refers to a high-voltage level and a “0” refers to low-voltage level.

Table 2. Voltage Identification Definition

VID						V _{CC} V	VID						V _{CC} V
5	4	3	2	1	0		5	4	3	2	1	0	
0	0	0	0	0	0	1.708	1	0	0	0	0	0	1.1 6
0	0	0	0	1	0	1.676	1	0	0	0	1	0	1.164
0	0	0	0	1	1	1.660	1	0	0	0	1	1	1.148
0	0	0	1	0	0	1.644	1	0	0	1	0	0	1.132
0	0	0	1	0	1	1.628	1	0	0	1	0	1	1.116
0	0	0	1	1	0	1.612	1	0	0	1	1	0	1.100
0	0	0	1	1	1	1. 6	1	0	0	1	1	1	1.084
0	0	1	0	0	0	1. 80	1	0	1	0	0	0	1.068
0	0	1	0	0	1	1. 64	1	0	1	0	0	1	1.0 2
0	0	1	0	1	0	1. 48	1	0	1	0	1	0	1.036
0	0	1	0	1	1	1. 32	1	0	1	0	1	1	1.020
0	0	1	1	0	0	1. 16	1	0	1	1	0	0	1.004
0	0	1	1	0	1	1. 00	1	0	1	1	0	1	0. 88
0	0	1	1	1	0	1.484	1	0	1	1	1	0	0. 72
0	0	1	1	1	1	1.468	1	0	1	1	1	1	0. 6
0	1	0	0	0	0	1.4 2	1	1	0	0	0	0	0. 40
0	1	0	0	0	1	1.436	1	1	0	0	0	1	0. 24
0	1	0	0	1	0	1.420	1	1	0	0	1	0	0. 08
0	1	0	0	1	1	1.404	1	1	0	0	1	1	0.8 2
0	1	0	1	0	0	1.388	1	1	0	1	0	0	0.876
0	1	0	1	0	1	1.372	1	1	0	1	0	1	0.860
0	1	0	1	1	0	1.3 6	1	1	0	1	1	0	0.844
0	1	0	1	1	1	1.340	1	1	0	1	1	1	0.828
0	1	1	0	0	0	1.324	1	1	1	0	0	0	0.812
0	1	1	0	0	1	1.308	1	1	1	0	0	1	0.7 6
0	1	1	0	1	0	1.2 2	1	1	1	0	1	0	0.780
0	1	1	0	1	1	1.276	1	1	1	0	1	1	0.764
0	1	1	1	0	0	1.260	1	1	1	1	0	0	0.748
0	1	1	1	0	1	1.244	1	1	1	1	0	1	0.732
0	1	1	1	1	0	1.228	1	1	1	1	1	0	0.716
0	1	1	1	1	1	1.212	1	1	1	1	1	1	0.700

3.5 Catastrophic Thermal Protection

The Intel Pentium M processor supports the THERMTRIP# signal for catastrophic thermal protection. An external thermal sensor should also be used to protect the processor and the system against excessive temperatures. Even with the activation of THERMTRIP#, that halts all processor internal clocks and activity, leakage current can be high enough such that the processor cannot be protected in all conditions without the removal of power to the processor. If the external thermal sensor detects a catastrophic processor temperature of 125 °C (maximum), or if the THERMTRIP# signal is asserted, the VCC supply to the processor must be turned off within 500 ms to prevent permanent silicon damage due to thermal runaway.

3.6 Signal Terminations and Unused Pins

All RSVD (RESERVED) pins must remain unconnected. Connection of these pins to V_{CC} , V_{SS} , or to any other signal (including each other) can result in component malfunction or incompatibility with future Intel Pentium M processors. See [Section 4.2](#) for a pin listing of the processor and the location of all RSVD pins.

For reliable operation, always connect unused inputs or bidirectional signals to an appropriate signal level. Unused active low AGTL+ inputs may be left as no connects if AGTL+ termination is provided on the processor silicon. Unused active high inputs should be connected through a resistor to ground (V_{SS}). Unused outputs can be left unconnected.

For details on signal terminations, please refer to the platform design guides. TAP signal termination requirements are also discussed in *ITP700 Debug Port Design Guide*.

The TEST1, TEST2, and TEST3 pins must be left unconnected but should have a stuffing option connection to V_{SS} separately using 1-k Ω , pull-down resistors.

3.7 System Bus Signal Groups

To simplify the following discussion, the system bus signals have been combined into groups by buffer type. AGTL+ input signals have differential input buffers, which use GTLREF as a reference level. In this document, the term "AGTL+ Input" refers to the AGTL+ input group as well as the AGTL+ I/O group when receiving. Similarly, "AGTL+ Output" refers to the AGTL+ output group as well as the AGTL+ I/O group when driving.

[Table 3](#) identifies which signals are common clock, source synchronous, and asynchronous. Common clock signals which are dependent upon the crossing of the rising edge of BCLK0 and the falling edge of BCLK1. Source synchronous signals are relative to their respective strobe lines (data and address) as well as the rising edge of BCLK0. Asynchronous signals are still present (A20M#, IGNNE#, etc.) and can become active at any time during the clock cycle.

Table 3. System Bus Pin Groups

Signal Group	Type	Signals	
G L Common Clock Input	S nchronous to BCL 10	BP I , F , P , P , S , S 20 ,	
G L Common Clock I/	S nchronous to BCL 10	S , B , BPM 30 ¹ , B 0 , BS , , HI , HI M , L C , P ¹	
G L Source S nchronous I/	S nchronous to associated stro e	Signals	Associated Strobe
		40 , 163	S B 0
		31 17	S B 1
		1 0 , I V0	S BP0 , S B 0
		31 16 , I V1	S BP1 , S B 1
		47 32 , I V2	S BP2 , S B 2
		63 48 , I V3	S BP3 , S B 3
G L Stro es	S nchronous to BCL 10	S B 10 , S BP 30 , S B 30	
CM S Input	s nchronous	20M , PSLP , IG , I I , LI 0/I , LI 1/ MI, P G , SMI , SLP , S PCL	
pen rain utput	s nchronous	F , I , P CH , H M IP	
CM S utput	s nchronous	PSI , VI 0	
CM S Input	S nchronous to C	C , I, MS, S	
pen rain utput	S nchronous to C		
S stem Bus Clock	Clock	BCL 10, I P_CL 10	
Po er/ ther		C MP 30 , B ² , G L F, SV , S 3, S 2, S 1, H M , H M C, V _{CC} , V _{CC} 30, V _{CCP} , V _{CC} 10, V _{CC_S} s , V _{SS} , V _{SS_S} s	

- S
1. BPM 20 and P are G L output onl si nals.
 2. In processor s stems here there is no de u port implemented on the s stem oard, these si nals are used to support a de u port interposer. In s stems ith the de u port implemented on the s stem oard, these si nals are no connects

3.8 CMOS Signals

CMOS input signals are shown in [Table 3](#). Legacy output FERR#, IERR# and other non-AGTL+ signals (THERMTRIP# and PROCHOT#) utilize Open Drain output buffers. All of the CMOS signals are required to be asserted for at least three BCLKs in order for the chipset to recognize them. See [Section 3.10](#) for the DC specifications of the CMOS signal groups.

3.9 Maximum Ratings

Table 4 lists the processor's maximum environmental stress ratings. The processor should not receive a clock while subjected to these conditions. Functional operating parameters are listed in the DC tables. Extended exposure to the maximum ratings may affect device reliability. Furthermore, although the processor includes protective circuitry to resist damage from Electro Static Discharge (ESD), system designers must always take precautions to avoid high static voltages or electric fields.

Table 4. Processor DC Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Notes
T_{STG}	Processor storage temperature	-40	85	°C	2
V_{CC}	Processor supply voltage with respect to V_{SS}	-0.3	1.7	V	1
V_{IN_GL}	GL user input voltage with respect to V_{SS}	-0.1	1.7	V	1, 2
$V_{IN_snch_CM_S}$	CM S user input voltage with respect to V_{SS}	-0.1	1.7	V	1, 2

NOTES:

1. This rating applies to any processor pin.
2. Contact Intel for storage requirements in the case of one year.

3.10 Processor DC Specifications

The processor DC specifications in this section are defined at the processor core (pads) unless noted otherwise. See Table 15 for the pin signal definitions and signal pin assignments. Most of the signals on the processor system bus are in the AGTL+ signal group and the DC specifications for these signals are also listed. DC specifications for the CMOS group are listed in Table 16.

Table 5 through Table 16 list the DC specifications for the Intel Pentium M processor and are valid only while meeting specifications for junction temperature, clock frequency, and input voltages. The Highest Frequency (HFM) and Lowest Frequency Modes (LFM) refer to the highest and lowest core operating frequencies supported on the processor. Active Mode load line specifications apply in all states except in the Deep Sleep and Deeper Sleep states. V_{CC_BOOT} is the default voltage driven by the voltage regulator at power up in order to set the VID values. Unless specified otherwise, all specifications for the Intel Pentium M processor are at $T_{junction} = 100^{\circ}\text{C}$. Care should be taken to read all notes associated with each parameter.

Table 5. Voltage and Current Specifications

Symbol	Parameter	Min	Typ	Max	Unit	Notes
V_{CC17}	Intel Pentium M processor 1.70 GHz Core V_{CC} or enhanced Intel SpeedStep technology operating points 1.70 GHz 1.40 GHz 1.20 GHz 1.00 GHz 800 MHz 600 MHz		1.484 1.308 1.228 1.116 1.004 0.6		V	1, 2
V_{CC16}	Intel Pentium M processor 1.60 GHz Core V_{CC} or enhanced Intel SpeedStep technology operating points 1.60 GHz 1.40 GHz 1.20 GHz 1.00 GHz 800 MHz 600 MHz		1.484 1.420 1.276 1.164 1.036 0.6		V	1, 2
V_{CC1}	Intel Pentium M processor 1.0 GHz Core V_{CC} or enhanced Intel SpeedStep technology operating points 1.0 GHz 1.40 GHz 1.20 GHz 1.00 GHz 800 MHz 600 MHz		1.484 1.42 1.36 1.228 1.116 0.6		V	1, 2
V_{CC14}	Intel Pentium M processor 1.40 GHz Core V_{CC} or enhanced Intel SpeedStep technology operating points 1.40 GHz 1.20 GHz 1.00 GHz 800 MHz 600 MHz		1.484 1.436 1.308 1.180 0.6		V	1, 2
V_{CC13}	Intel Pentium M processor 1.30 GHz Core V_{CC} or enhanced Intel SpeedStep technology operating points 1.30 GHz 1.20 GHz 1.00 GHz 800 MHz 600 MHz		1.388 1.36 1.22 1.260 0.6		V	1, 2

Symbol	Parameter	Min	Typ	Max	Unit	Notes
V_{CCLV13}	Low Voltage Intel Pentium M processor 1.30 GHz Core V_{CC} or enhanced Intel SpeedStep technology operating points 1.30 GHz 1.20 GHz 1.10 GHz 1.00 GHz 900 MHz 800 MHz 600 MHz		1.180 1.164 1.100 1.020 1.004 0.88 0.6		V	1,2
V_{CCLV12}	Low Voltage Intel Pentium M processor 1.20 GHz Core V_{CC} or enhanced Intel SpeedStep technology operating points 1.20 GHz 1.10 GHz 1.00 GHz 900 MHz 800 MHz 600 MHz		1.180 1.164 1.100 1.020 1.004 0.6		V	1,2
V_{CCLV11}	Low Voltage Intel Pentium M processor 1.10 GHz Core V_{CC} or enhanced Intel SpeedStep technology operating points 1.10 GHz 1.00 GHz 900 MHz 800 MHz 600 MHz		1.180 1.164 1.100 1.020 0.6		V	1, 2
$V_{CC LV11}$	Ultra Low Voltage Intel Pentium M processor 1.10 GHz Core V_{CC} or enhanced Intel SpeedStep technology operating points 1.10 GHz 1.00 GHz 900 MHz 800 MHz 600 MHz		1.004 0.88 0.72 0.6 0.844			
$V_{CC LV10}$	Ultra Low Voltage Intel Pentium M processor 1.00 GHz Core V_{CC} or enhanced Intel SpeedStep technology operating points 1.00 GHz 900 MHz 800 MHz 600 MHz		1.004 0.88 0.72 0.844		V	1, 2

Symbol	Parameter	Min	Typ	Max	Unit	Notes
$V_{CC\ LV}$	Ultra Low Voltage Intel Pentium M processor 600 MHz Core V_{CC} or Enhanced Intel SpeedStep technology operating points 600 MHz 800 MHz 600 MHz		1.004 0.88 0.844		V	1, 2
$V_{CC,B}$	Default V_{CC} Voltage or initial power up	1.14	1.20	1.26	V	2
V_{CCP}	Global Termination Voltage	0.7	1.0	1.102	V	2
V_{CC}	PLL Supply Voltage	1.71	1.8	1.8	V	2
$V_{CC\ P\ SLP_i}$	Transienteeper Sleep Voltage	0.6	0.748	0.7	V	2
$V_{CC\ P\ SLP,S}$	Staticeeper Sleep Voltage	0.70	0.748	0.78	V	2
$I_{CC\ S}$	I_{CC} or Intel Pentium M processors recommended dissipation			2		
I_{CC}	I_{CC} or Intel Pentium M processors Frequency/Voltage 600 MHz 0.844 V 600 MHz 0.6 V 600 MHz 1.004 V 1.00 GHz 1.004 V 1.10 GHz 1.004 V 1.10 GHz 1.180 V 1.20 GHz 1.180 V 1.30 GHz 1.180 V 1.30 GHz 1.388 V 1.40 GHz 1.484 V 1.0 GHz 1.484 V 1.60 GHz 1.484 V 1.70 GHz 1.484 V			6.8 12 12 12.1 18 21 21 21		3
$I_{H, I_{SG}}$	I_{CC} Auto-Halt Stop-Grant at 0.844 V (LV Pentium M) 0.6 V 1.004 V (LV Pentium M) 1.180 V 1.388 V (Pentium M 1.30 GHz) 1.484 V			1.8 3.3 2.7 4.7 4 8.6		4
I_{SLP}	I_{CC} Sleep at 0.844 V (LV Pentium M) 0.6 V 1.004 V (LV Pentium M) 1.180 V 1.388 V (Pentium M 1.30 GHz) 1.484 V			1.7 3.3 2.6 4.6 2 8.4		4
I_{SLP}	I_{CC} Deep Sleep at 0.844 V (LV Pentium M) 0.6 V 1.004 V (LV Pentium M) 1.180 V 1.388 V (Pentium M 1.30 GHz) 1.484 V			1.6 3.1 2.3 4.2 8.8 7.8		4
$I_{P\ SLP}$	I_{CC} Deep Sleep			1.8		4

Symbol	Parameter	Min	Typ	Max	Unit	Notes
$I_{P_SLP_LV}$	I_{CC} deeper Sleep (LV Intel Pentium M onl)			1.2		4
$dI_{CC}/$	V_{CC} po er suppl current sle rate			0.	/ns	6, 7
I_{CC}	I_{CC} or V_{CC} suppl			120	m	
I_{CCP}	I_{CC} or V_{CCP} suppl			2.		

NOTES:

- The typical values shown are the VI encoded voltages. Static and ripple tolerances (or minimum and maximum voltages) are defined in the load line tables i.e. [table 6](#) through [table 13](#).
- The voltage specifications are assumed to be measured at a via on the motherboard's opposite side of the processor's socket (or BG) with a 100-MHz bandwidth oscilloscope, 1. -pF maximum probe capacitance, and 1-Mohm minimum impedance. The maximum length of ground wire on the probe should be less than 1mm. Ensure external noise from the system is not coupled in the scope probe.
- Specified at $V_{CC,S_{IC}}$ (nominal) under maximum signal loading conditions.
- Specified at the VI voltage.
 - The $I_{CC_S(max)}$ specification comprehends future processor HFM frequencies. Platforms should be designed to this specification.
- Based on simulations and averaged over the duration of an change in current. Specified design/characterization at nominal V_{CC} . of 100 tested.
- Measured at the bulk capacitors on the motherboard.

Table 6. Voltage Tolerances for Intel Pentium M Processors with HFM VID = 1.484 V (Active State)

Mode	Highest Frequency Mode: VID = 1.484 V, Offset = 0%						Lowest Frequency Mode: VID = 0.956 V, Offset = 0%					
	I _{CC} , A	V _{CC} , V	STATIC		Ripple		I _{CC} , A	V _{CC} , V	STATIC		Ripple	
			Min	Max	Min	Max			Min	Max	Min	Max
ACTIVE	0	1.484	1.462	1. 06	1.4 2	1. 16	0.0	0. 6	0. 42	0. 70	0. 32	0. 80
	0.	1.481	1.4	1. 03	1.44	1. 13	0.4	0.	0. 41	0. 6	0. 31	0. 7
	1.	1.478	1.4 6	1. 01	1.446	1. 11	0.7	0. 4	0. 40	0. 68	0. 30	0. 78
	2.8	1.476	1.4 3	1.4 8	1.443	1. 08	1.1	0. 3	0. 38	0. 67	0. 28	0. 77
	3.7	1.473	1.4 1	1.4	1.441	1. 0	1.4	0. 2	0. 37	0. 66	0. 27	0. 76
	4.6	1.470	1.448	1.4 2	1.438	1. 02	1.8	0. 1	0. 36	0. 6	0. 26	0. 7
	.6	1.467	1.44	1.4 0	1.43	1. 00	2.1	0. 0	0. 3	0. 64	0. 2	0. 74
	6.	1.46	1.442	1.487	1.432	1.4 7	2.	0. 48	0. 34	0. 63	0. 24	0. 73
	7.4	1.462	1.440	1.484	1.430	1.4 4	2.	0. 47	0. 33	0. 62	0. 23	0. 72
	8.3	1.4	1.437	1.481	1.427	1.4 1	3.2	0. 46	0. 32	0. 61	0. 22	0. 71
	.3	1.4 6	1.434	1.478	1.424	1.488	3.6	0. 4	0. 31	0. 60	0. 21	0. 70
	10.2	1.4 3	1.431	1.476	1.421	1.486	3.	0. 44	0. 30	0.	0. 20	0. 6
	11.1	1.4 1	1.428	1.473	1.418	1.483	4.3	0. 43	0. 2	0. 7	0. 1	0. 67
	12.0	1.448	1.426	1.470	1.416	1.480	4.7	0. 42	0. 28	0. 6	0. 18	0. 66
	13.0	1.44	1.423	1.467	1.413	1.477	.0	0. 41	0. 27	0.	0. 17	0. 6
	13.	1.442	1.420	1.46	1.410	1.47	.4	0. 40	0. 26	0. 4	0. 16	0. 64
	14.8	1.440	1.417	1.462	1.407	1.472	.7	0. 3	0. 24	0. 3	0. 14	0. 63
	1 .7	1.437	1.41	1.4	1.40	1.46	6.1	0. 38	0. 23	0. 2	0. 13	0. 62
	16.7	1.434	1.412	1.4 6	1.402	1.466	6.4	0. 37	0. 22	0. 1	0. 12	0. 61
	17.6	1.431	1.40	1.4 3	1.3	1.463	6.8	0. 36	0. 21	0. 0	0. 11	0. 60
	18.	1.428	1.406	1.4 1	1.3 6	1.461						
	1 .4	1.426	1.403	1.448	1.3 3	1.4 8						
	20.4	1.423	1.401	1.44	1.3 1	1.4						
	21.3	1.420	1.3 8	1.442	1.388	1.4 2						
	22.2	1.417	1.3	1.440	1.38	1.4 0						
	23.1	1.41	1.3 2	1.437	1.382	1.447						
	24.1	1.412	1.3 0	1.434	1.380	1.444						
	2 .0	1.40	1.387	1.431	1.377	1.441						

Figure 2. Illustration of Active State V_{CC} Static and Ripple Tolerances (Highest Frequency Mode)




Table 7. Voltage Tolerances for Intel Pentium M Processors with HFM VID = 1.484 V (Deep Sleep State)

Mode	Highest Frequency Mode: VID = 1.484 V, Offset = 1.2%						Lowest Frequency Mode: VID = 0.956 V, Offset = 1.2%					
	I _{CC} , A	V _{CC} , V	STATIC		Ripple		I _{CC} , A	V _{CC} , V	STATIC		Ripple	
			Min	Max	Min	Max			Min	Max	Min	Max
Deep Sleep	0.0	1.466	1.444	1.488	1.434	1.4 8	0.0	0. 4	0. 30	0.	0. 20	0. 6
	0.	1.46	1.442	1.487	1.432	1.4 7	0.2	0. 44	0. 30	0. 8	0. 20	0. 68
	1.0	1.463	1.441	1.48	1.431	1.4	0.4	0. 43	0. 2	0. 8	0. 1	0. 68
	1.6	1.462	1.43	1.484	1.42	1.4 4	0.6	0. 43	0. 28	0. 7	0. 18	0. 67
	2.1	1.460	1.438	1.482	1.428	1.4 2	0.8	0. 42	0. 28	0. 6	0. 18	0. 66
	2.6	1.4 8	1.436	1.481	1.426	1.4 1	1.0	0. 41	0. 27	0. 6	0. 17	0. 66
	3.1	1.4 7	1.43	1.47	1.42	1.48	1.2	0. 41	0. 26	0.	0. 16	0. 6
	3.6	1.4	1.433	1.478	1.423	1.488	1.4	0. 40	0. 26	0.	0. 16	0. 6
	4.2	1.4 4	1.431	1.476	1.421	1.486	1.7	0. 40	0. 2	0. 4	0. 1	0. 64
	4.7	1.4 2	1.430	1.474	1.420	1.484	1.	0. 3	0. 2	0. 3	0. 1	0. 63
	.2	1.4 1	1.428	1.473	1.418	1.483	2.1	0. 38	0. 24	0. 3	0. 14	0. 63
	.7	1.44	1.427	1.471	1.417	1.481	2.3	0. 38	0. 23	0. 2	0. 13	0. 62
	6.2	1.447	1.42	1.470	1.41	1.480	2.	0. 37	0. 23	0. 1	0. 13	0. 61
	6.8	1.446	1.424	1.468	1.414	1.478	2.7	0. 36	0. 22	0. 1	0. 12	0. 61
	7.3	1.444	1.422	1.467	1.412	1.477	2.	0. 36	0. 22	0. 0	0. 12	0. 60
	7.8	1.443	1.421	1.46	1.411	1.47	3.1	0. 36	0. 21	0. 0	0. 11	0. 60



Figure 3. Illustration of Deep Sleep State Voltage Tolerances (Lowest Frequency Mode)




Table 8. Voltage Tolerances for Intel Pentium M Processors with HFM VID = 1.388 V (Active State)

Mode	Highest Frequency Mode: VID = 1.388 V, Offset = 0%						Lowest Frequency Mode: VID = 0.956 V, Offset = 0%					
	V _{CC} , A	V _{CC} , V	STATIC		Ripple		I _{CC} , A	V _{CC} , V	STATIC		Ripple	
			Min	Max	Min	Max			Min	Max	Min	Max
ACTIVE	0	1.388	1.367	1.40	1.3 7	1.41	0.0	0. 6	0. 42	0. 70	0. 32	0. 80
	0.	1.38	1.364	1.406	1.3 4	1.416	0.4	0.	0. 41	0. 6	0. 31	0. 7
	1.	1.382	1.362	1.403	1.3 2	1.413	0.7	0. 4	0. 40	0. 68	0. 30	0. 78
	2.8	1.380	1.3	1.400	1.34	1.410	1.1	0. 3	0. 38	0. 67	0. 28	0. 77
	3.7	1.377	1.3 6	1.3 8	1.346	1.408	1.4	0. 2	0. 37	0. 66	0. 27	0. 76
	4.6	1.374	1.3 3	1.3	1.343	1.40	1.8	0. 1	0. 36	0. 6	0. 26	0. 7
	.6	1.371	1.3 1	1.3 2	1.341	1.402	2.1	0. 0	0. 3	0. 64	0. 2	0. 74
	6.	1.36	1.348	1.38	1.338	1.3	2.	0. 48	0. 34	0. 63	0. 24	0. 73
	7.4	1.366	1.34	1.387	1.33	1.3 7	2.	0. 47	0. 33	0. 62	0. 23	0. 72
	8.3	1.363	1.342	1.384	1.332	1.3 4	3.2	0. 46	0. 32	0. 61	0. 22	0. 71
	.3	1.360	1.33	1.381	1.32	1.3 1	3.6	0. 4	0. 31	0. 60	0. 21	0. 70
	10.2	1.3 7	1.337	1.378	1.327	1.388	3.	0. 44	0. 30	0.	0. 20	0. 6
	11.1	1.3	1.334	1.37	1.324	1.38	4.3	0. 43	0. 2	0. 7	0. 1	0. 67
	12.0	1.3 2	1.331	1.373	1.321	1.383	4.7	0. 42	0. 28	0. 6	0. 18	0. 66
	13.0	1.34	1.328	1.370	1.318	1.380	.0	0. 41	0. 27	0.	0. 17	0. 6
	13.	1.346	1.326	1.367	1.316	1.377	.4	0. 40	0. 26	0. 4	0. 16	0. 64
	14.8	1.344	1.323	1.364	1.313	1.374	.7	0. 3	0. 24	0. 3	0. 14	0. 63
	1 7	1.341	1.320	1.362	1.310	1.372	6.1	0. 38	0. 23	0. 2	0. 13	0. 62
	16.7	1.338	1.317	1.3	1.307	1.36	6.4	0. 37	0. 22	0. 1	0. 12	0. 61
	17.6	1.33	1.314	1.3 6	1.304	1.366	6.8	0. 36	0. 21	0. 0	0. 11	0. 60
	18.	1.332	1.312	1.3 3	1.302	1.363						
	1 4	1.330	1.30	1.3 0	1.2	1.360						
	20.4	1.327	1.306	1.348	1.2 6	1.3 8						
	21.3	1.324	1.303	1.34	1.2 3	1.3						
	22.2	1.321	1.301	1.342	1.2 1	1.3 2						
	23.1	1.31	1.2 8	1.33	1.288	1.34						
	24.1	1.316	1.2	1.337	1.28	1.347						
	2 0	1.313	1.2 2	1.334	1.282	1.344						

Table 9. Voltage Tolerances for Intel Pentium M Processors with HFM VID = 1.388 V (Deep Sleep State)

Mode	Highest Frequency Mode: VID = 1.388 V, Offset = 1.2%						Lowest Frequency Mode: VID = 0.956 V, Offset = 1.2%					
	I _{CC} , A	V _{CC} , V	STATIC		Ripple		I _{CC} , A	V _{CC} , V	STATIC		Ripple	
			Min	Max	Min	Max			Min	Max	Min	Max
Deep Sleep	0.0	1.371	1.3 1	1.3 2	1.341	1.402	0.0	0. 4	0. 30	0.	0. 20	0. 6
	0.6	1.370	1.34	1.3 0	1.33	1.400	0.2	0. 44	0. 30	0. 8	0. 20	0. 68
	1.2	1.368	1.347	1.38	1.337	1.3	0.4	0. 43	0. 2	0. 8	0. 1	0. 68
	1.8	1.366	1.34	1.387	1.33	1.3 7	0.6	0. 43	0. 28	0. 7	0. 18	0. 67
	2.3	1.364	1.343	1.38	1.333	1.3	0.8	0. 42	0. 28	0. 6	0. 18	0. 66
	2.	1.363	1.342	1.383	1.332	1.3 3	1.0	0. 41	0. 27	0. 6	0. 17	0. 66
	3.	1.361	1.340	1.382	1.330	1.3 2	1.2	0. 41	0. 26	0.	0. 16	0. 6
	4.1	1.3	1.338	1.380	1.328	1.3 0	1.4	0. 40	0. 26	0.	0. 16	0. 6
	4.7	1.3 7	1.336	1.378	1.326	1.388	1.7	0. 40	0. 2	0. 4	0. 1	0. 64
	.3	1.3 6	1.33	1.376	1.32	1.386	1.	0. 3	0. 2	0. 3	0. 1	0. 63
	.	1.3 4	1.333	1.37	1.323	1.38	2.1	0. 38	0. 24	0. 3	0. 14	0. 63
	6.	1.3 2	1.331	1.373	1.321	1.383	2.3	0. 38	0. 23	0. 2	0. 13	0. 62
	7.0	1.3 0	1.32	1.371	1.31	1.381	2.	0. 37	0. 23	0. 1	0. 13	0. 61
	7.6	1.348	1.328	1.36	1.318	1.37	2.7	0. 36	0. 22	0. 1	0. 12	0. 61
	8.2	1.347	1.326	1.368	1.316	1.378	2.	0. 36	0. 22	0. 0	0. 12	0. 60
	8.8	1.34	1.324	1.366	1.314	1.376	3.1	0. 36	0. 21	0. 0	0. 11	0. 60

Table 10. Voltage Tolerances for Low Voltage Intel Pentium M Processors (Active State)

Mode	Highest Frequency Mode: VID = 1.180 V, Offset = 0%						Lowest Frequency Mode: VID = 0.956 V, Offset = 0%					
	V _{CC} , A	V _{CC} , V	STATIC		Ripple		I _{CC} , A	V _{CC} , V	STATIC		Ripple	
			Min	Max	Min	Max			Min	Max	Min	Max
ACTIVE	0	1.180	1.162	1.1 8	1.1 2	1.208	0.0	0. 6	0. 42	0. 70	0. 32	0. 80
	0.4	1.17	1.161	1.1 6	1.1 1	1.206	0.4	0.	0. 41	0. 6	0. 31	0. 7
	0.	1.177	1.160	1.1	1.1 0	1.20	0.7	0. 4	0. 40	0. 68	0. 30	0. 78
	1.3	1.176	1.1 8	1.1 4	1.148	1.204	1.1	0. 3	0. 38	0. 67	0. 28	0. 77
	1.8	1.17	1.1 7	1.1 2	1.147	1.202	1.4	0. 2	0. 37	0. 66	0. 27	0. 76
	2.2	1.173	1.1 6	1.1 1	1.146	1.201	1.8	0. 1	0. 36	0. 6	0. 26	0. 7
	2.7	1.172	1.1 4	1.1 0	1.144	1.200	2.1	0. 0	0. 3	0. 64	0. 2	0. 74
	3.1	1.171	1.1 3	1.188	1.143	1.1 8	2.	0. 48	0. 34	0. 63	0. 24	0. 73
	3.6	1.16	1.1 2	1.187	1.142	1.1 7	2.	0. 47	0. 33	0. 62	0. 23	0. 72
	4.0	1.168	1.1 0	1.186	1.140	1.1 6	3.2	0. 46	0. 32	0. 61	0. 22	0. 71
	4.4	1.167	1.14	1.184	1.13	1.1 4	3.6	0. 4	0. 31	0. 60	0. 21	0. 70
	4.	1.16	1.148	1.183	1.138	1.1 3	3.	0. 44	0. 30	0.	0. 20	0. 6
	.3	1.164	1.146	1.182	1.136	1.1 2	4.3	0. 43	0. 2	0. 7	0. 1	0. 67
	.8	1.163	1.14	1.180	1.13	1.1 0	4.7	0. 42	0. 28	0. 6	0. 18	0. 66
	6.2	1.161	1.144	1.17	1.134	1.18	.0	0. 41	0. 27	0.	0. 17	0. 6
	6.7	1.160	1.142	1.178	1.132	1.188	.4	0. 40	0. 26	0. 4	0. 16	0. 64
	7.1	1.1	1.141	1.176	1.131	1.186	.7	0. 3	0. 24	0. 3	0. 14	0. 63
	7.6	1.1 7	1.140	1.17	1.130	1.18	6.1	0. 38	0. 23	0. 2	0. 13	0. 62
	8.0	1.1 6	1.138	1.174	1.128	1.184	6.4	0. 37	0. 22	0. 1	0. 12	0. 61
	8.4	1.1	1.137	1.172	1.127	1.182	6.8	0. 36	0. 21	0. 0	0. 11	0. 60
	8.	1.1 3	1.136	1.171	1.126	1.181						
	.3	1.1 2	1.134	1.170	1.124	1.180						
	.8	1.1 1	1.133	1.168	1.123	1.178						
	10.2	1.14	1.132	1.167	1.122	1.177						
	10.7	1.148	1.130	1.166	1.120	1.176						
	11.1	1.147	1.12	1.164	1.11	1.174						
	11.6	1.14	1.128	1.163	1.118	1.173						
	12.0	1.144	1.126	1.162	1.116	1.172						

Table 11. Voltage Tolerances for Low Voltage Intel Pentium M Processors (Deep Sleep State)

Mode	Highest Frequency Mode: VID = 1.180 V, Offset = 1.2%						Lowest Frequency Mode: VID = 0.956 V, Offset = 1.2%					
	I _{CC} , A	V _{CC} , V	STATIC		Ripple		I _{CC} , A	V _{CC} , V	STATIC		Ripple	
			Min	Max	Min	Max			Min	Max	Min	Max
Deep Sleep	0.0	1.166	1.148	1.184	1.138	1.1 4	0.0	0. 4	0. 30	0.	0. 20	0. 6
	0.3	1.16	1.147	1.183	1.137	1.1 3	0.2	0. 44	0. 30	0. 8	0. 20	0. 68
	0.6	1.164	1.146	1.182	1.136	1.1 2	0.4	0. 43	0. 2	0. 8	0. 1	0. 68
	0.8	1.163	1.146	1.181	1.136	1.1 1	0.6	0. 43	0. 28	0. 7	0. 18	0. 67
	1.1	1.162	1.14	1.180	1.13	1.1 0	0.8	0. 42	0. 28	0. 6	0. 18	0. 66
	1.4	1.162	1.144	1.17	1.134	1.18	1.0	0. 41	0. 27	0. 6	0. 17	0. 66
	1.7	1.161	1.143	1.17	1.133	1.18	1.2	0. 41	0. 26	0.	0. 16	0. 6
	2.0	1.160	1.142	1.178	1.132	1.188	1.4	0. 40	0. 26	0.	0. 16	0. 6
	2.2	1.1	1.141	1.177	1.131	1.187	1.7	0. 40	0. 2	0. 4	0. 1	0. 64
	2.	1.1 8	1.141	1.176	1.131	1.186	1.	0. 3	0. 2	0. 3	0. 1	0. 63
	2.8	1.1 7	1.140	1.17	1.130	1.18	2.1	0. 38	0. 24	0. 3	0. 14	0. 63
	3.1	1.1 7	1.13	1.174	1.12	1.184	2.3	0. 38	0. 23	0. 2	0. 13	0. 62
	3.4	1.1 6	1.138	1.173	1.128	1.183	2.	0. 37	0. 23	0. 1	0. 13	0. 61
	3.6	1.1	1.137	1.173	1.127	1.183	2.7	0. 36	0. 22	0. 1	0. 12	0. 61
	3.	1.1 4	1.136	1.172	1.126	1.182	2.	0. 36	0. 22	0. 0	0. 12	0. 60
	4.2	1.1 3	1.136	1.171	1.126	1.181	3.1	0. 36	0. 21	0. 0	0. 11	0. 60

Table 12. Voltage Tolerances for Ultra Low Voltage Intel Pentium M Processors (Active State)

Mode	Highest Frequency Mode: VID = 1.004 V, Offset = 0%						Lowest Frequency Mode: VID = 0.844 V, Offset = 0%					
	V _{CC} , A	V _{CC} , V	STATIC		Ripple		I _{CC} , A	V _{CC} , V	STATIC		Ripple	
			Min	Max	Min	Max			Min	Max	Min	Max
ACTIVE	0	1.004	0.8	1.01	0.7	1.02	0.0	0.844	0.831	0.87	0.821	0.867
	0.3	1.003	0.88	1.018	0.78	1.028	0.3	0.843	0.831	0.86	0.821	0.866
	0.7	1.002	0.87	1.017	0.77	1.027	0.	0.842	0.830	0.8	0.820	0.86
	1.0	1.001	0.86	1.016	0.76	1.026	0.8	0.842	0.82	0.84	0.81	0.864
	1.3	1.000	0.8	1.01	0.7	1.02	1.1	0.841	0.828	0.84	0.818	0.864
	1.7	0.	0.84	1.014	0.74	1.024	1.3	0.840	0.827	0.83	0.817	0.863
	2.0	0.8	0.83	1.013	0.73	1.023	1.6	0.83	0.827	0.82	0.817	0.862
	2.3	0.7	0.82	1.012	0.72	1.022	1.8	0.838	0.826	0.81	0.816	0.861
	2.7	0.6	0.81	1.011	0.71	1.021	2.1	0.838	0.82	0.80	0.81	0.860
	3.0	0.	0.80	1.010	0.70	1.020	2.4	0.837	0.824	0.80	0.814	0.860
	3.3	0.4	0.7	1.00	0.6	1.01	2.6	0.836	0.823	0.84	0.813	0.8
	3.7	0.3	0.78	1.008	0.68	1.018	2.	0.83	0.823	0.848	0.813	0.88
	4.0	0.2	0.77	1.007	0.67	1.017	3.2	0.83	0.822	0.847	0.812	0.87
	4.3	0.1	0.76	1.006	0.66	1.016	3.4	0.834	0.821	0.846	0.811	0.86
	4.7	0.0	0.7	1.00	0.6	1.01	3.7	0.833	0.820	0.846	0.810	0.86
	.0	0.8	0.74	1.004	0.64	1.014	3.	0.832	0.820	0.84	0.810	0.8
	.3	0.88	0.73	1.003	0.63	1.013	4.2	0.831	0.81	0.844	0.80	0.84
	.7	0.87	0.72	1.002	0.62	1.012	4.	0.831	0.818	0.843	0.808	0.83
	6.0	0.86	0.71	1.001	0.61	1.011	4.7	0.830	0.817	0.842	0.807	0.82
	6.3	0.8	0.70	1.000	0.60	1.010	.0	0.82	0.816	0.842	0.806	0.82
	6.7	0.84	0.6	0.	0.	1.00						
	7.0	0.83	0.68	0.8	0.8	1.008						
	7.3	0.82	0.67	0.7	0.7	1.007						
	7.7	0.81	0.66	0.6	0.6	1.006						
	8.0	0.80	0.6	0.	0.	1.00						
	8.3	0.7	0.64	0.4	0.4	1.004						
	8.7	0.78	0.63	0.3	0.3	1.003						
	.0	0.77	0.62	0.2	0.2	1.002						

Table 13. Voltage Tolerances for Ultra Low Voltage Intel Pentium M Processors (Deep Sleep State)

Mode	Highest Frequency Mode: VID = 1.004 V, Offset = 1.2%						Lowest Frequency Mode: VID = 0.844 V, Offset = 1.2%					
	I _{CC} , A	V _{CC} , V	STATIC		Ripple		I _{CC} , A	V _{CC} , V	STATIC		Ripple	
			Min	Max	Min	Max			Min	Max	Min	Max
Deep Sleep	0.0	0. 2	0. 77	1.007	0. 67	1.017	0.0	0.834	0.821	0.847	0.811	0.8 7
	0.2	0. 2	0. 76	1.007	0. 66	1.017	0.1	0.834	0.821	0.846	0.811	0.8 6
	0.3	0. 1	0. 76	1.006	0. 66	1.016	0.2	0.833	0.821	0.846	0.811	0.8 6
	0.	0. 1	0. 76	1.006	0. 66	1.016	0.3	0.833	0.820	0.846	0.810	0.8 6
	0.6	0. 0	0. 7	1.00	0. 6	1.01	0.4	0.833	0.820	0.84	0.810	0.8
	0.8	0. 0	0. 7	1.00	0. 6	1.01	0.	0.832	0.820	0.84	0.810	0.8
	0.	0. 8	0. 74	1.004	0. 64	1.014	0.6	0.832	0.81	0.84	0.80	0.8
	1.1	0. 8	0. 74	1.004	0. 64	1.014	0.7	0.832	0.81	0.844	0.80	0.8 4
	1.2	0. 88	0. 73	1.003	0. 63	1.013	0.	0.831	0.81	0.844	0.80	0.8 4
	1.4	0. 88	0. 73	1.003	0. 63	1.013	1.0	0.831	0.818	0.844	0.808	0.8 4
	1.	0. 87	0. 72	1.002	0. 62	1.012	1.1	0.831	0.818	0.843	0.808	0.8 3
	1.7	0. 87	0. 72	1.002	0. 62	1.012	1.2	0.830	0.818	0.843	0.808	0.8 3
	1.8	0. 86	0. 71	1.002	0. 61	1.012	1.3	0.830	0.817	0.843	0.807	0.8 3
	2.0	0. 86	0. 71	1.001	0. 61	1.011	1.4	0.830	0.817	0.842	0.807	0.8 2
	2.1	0. 86	0. 70	1.001	0. 60	1.011	1.	0.82	0.817	0.842	0.807	0.8 2
	2.3	0. 8	0. 70	1.000	0. 60	1.010	1.6	0.82	0.816	0.842	0.806	0.8 2

Table 14. System Bus Differential BCLK Specifications

Symbol	Parameter	Min	Typ	Max	Unit	Notes ¹
V_L	Input Low Voltage		0		V	
V_H	Input High Voltage	0.660	0.710	0.80	V	
$V_{C_{SS}}$	Crossin Voltage	0.2	0.3	0.	V	2
$\Delta V_{C_{SS}}$	analog Crossin Points	/	/	0.140	V	6
$V_{H_{th}}$	hreshold e ion	$V_{C_{SS}} - 0.100$		$V_{C_{SS}} + 0.100$	V	3
I_{LI}	Input Leakage Current			100		4
Cpad	Pad Capacitance	1.8	2.3	2.7	pF	

NOTES:

- Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- Crossin Voltage is defined as a solute voltage where rising edge of BCLK0 is equal to the falling edge of BCLK1.
- hreshold e ion is defined as a re ion entered a out the crossin voltage in which the differential receiver switches. It includes input threshold hysteresis.
- For V_{in} between 0 V and V_H .
- Cpad includes die capacitance only. Package parasitics are included.
- $\Delta V_{C_{SS}}$ is defined as the total variation of all crossin voltages as defined in note 2.

Table 15. AGTL+ Signal Group DC Specifications

Symbol	Parameter	Min	Typ	Max	Unit	Notes ¹
VCCP	I/ Voltage	0.7	1.0	1.102	V	
G_{L_F}	erence Voltage	$\frac{2}{3} VCCP - \frac{2}{2}$	$\frac{2}{3} VCCP$	$\frac{2}{3} VCCP + \frac{2}{2}$	V	
V_{IH}	Input High Voltage	$G_{L_F} + 0.1$		$VCCP + 0.1$	V	3,
V_{IL}	Input Low Voltage	-0.1		$G_{L_F} - 0.1$	V	2
V_{OH}	utput High Voltage		VCCP			
	ermination resistance	47		63	Ω	6
	Bu er n resistance	17.7	24.7	32.		4
I_{LI}	Input Leakage Current			100		7
Cpad	Pad Capacitance	1.8	2.3	2.7	pF	8

NOTES:

- Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- V_{IL} is defined as the maximum voltage level at a receiver input that will be interpreted as a logical low value.
- V_{IH} is defined as the minimum voltage level at a receiver input that will be interpreted as a logical high value.
- This is the pull down driver resistance. Measured at 0.31 VCCP. (min) 0.38 Ω , (typ) 0.4 Ω , (max) 0.2 Ω .
- G_{L_F} should be generated from VCCP with a 1% tolerance resistor divider. The VCCP referred to in these specifications is the instantaneous VCCP.
- This is the on-die termination resistance measured at V_{L} on the G_{L_F} output driver. Measured at 0.31 VCCP. is connected to VCCP on die.
- Specified with on die and are turned on.
- Cpad includes die capacitance only. Package parasitics are included.

Table 16. CMOS Signal Group DC Specifications

Symbol	Parameter	Min	Typ	Max	Unit	Notes ¹
V _{CCP}	I/O Voltage	0.7	1.0	1.102	V	
V _{IL}	Input Low Voltage CMOS	-0.1		0.3 V _{CCP}	V	2
V _{IH}	Input High Voltage	0.7 V _{CCP}		V _{CCP} - 0.1	V	2
V _{OL}	Output Low Voltage	-0.1	0	0.1 V _{CCP}	V	2
V _{OH}	Output High Voltage	0. V _{CCP}	V _{CCP}	V _{CCP} - 0.1	V	2
I _{OL}	Output Low Current	1.4		4.08	mA	3
I _{OH}	Output High Current	1.4		4.08	mA	4
I _{LI}	Leakage Current			100		
C _{pad}	Pad Capacitance	1.0	2.3	3.0	pF	6

NOTES:

- Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- The V_{CCP} referred to in these specifications refers to instantaneous V_{CCP}.
- Measured at 0.1 V_{CCP}.
- Measured at 0. V_{CCP}.
- For V_{in} between 0V and V_{CCP}. Measured when the driver is tristated.
- C_{pad} includes die capacitance only. No package parasitics are included.

Table 17. Open Drain Signal Group DC Specifications

Symbol	Parameter	Min	Typ	Max	Unit	Notes ¹
V _{OH}	Output High Voltage		V _{CCP}		V	3
V _{OL}	Output Low Voltage	0		0.20	V	
I _{OL}	Output Low Current	16		0	mA	2
I _L	Leakage Current			200		4
C _{pad}	Pad Capacitance	1.7	2.3	3.0	pF	

NOTES:


- Unless otherwise noted, all specifications in this table apply to all processor frequencies.
- Measured at 0.2 V.
- V_{OH} is determined by value of the external pullup resistor to V_{CCP}. Please refer to the design guide for details.
- For V_{in} between 0 V and V_{OH}.
- C_{pad} includes die capacitance only. No package parasitics are included.

4 Package Mechanical Specifications and Pin Information

The Intel Pentium M processor is available in 478-pin, Micro-FCPGA and 479-ball, Micro-FCBGA packages. The Low Voltage and Ultra Low Voltage Intel Pentium M processors are available only in the Micro-FCBGA package. Different views of the Micro-FCPGA package are shown in Figure 4 through Figure 6. Package dimensions are shown in Table 18. Different views of the Micro-FCBGA package are shown in Figure 8 through Figure 10. Package dimensions are shown in Table 19. The Intel Pentium M Processor Die Offset is illustrated in Figure 7.


The Micro-FCBGA may have capacitors placed in the area surrounding the die. Because the die-side capacitors are electrically conductive, and only slightly shorter than the die height, care should be taken to avoid contacting the capacitors with electrically conductive materials. Doing so may short the capacitors, and possibly damage the device or render it inactive. The use of an insulating material between the capacitors and any thermal solution is recommended to prevent capacitor shorting.

Figure 4. Micro-FCPGA Package Top and Bottom Isometric Views




NOTE: All dimensions in millimeters. Values shown for reference only. Refer to Table 18 for details.

Figure 5. Micro-FCPGA Package - Top and Side Views



NOTE: All dimensions in millimeters. Values shown are reference only. See [table 18](#) for details.

Figure 6. Micro-FCPGA Package - Bottom View



NOTE: All dimensions in millimeters. Values shown for reference only. See Table 18 for details.

Figure 7. Intel Pentium M Processor Die Offset




Table 18. Micro-FCPGA Package Dimensions

Symbol	Parameter	Min	Max	Unit
	Overall height, top of die to package seating plane	1.88	2.02	mm
-	Overall height, top of die to PCB surface, including socket (refer to Note 1)	4.74	5.16	mm
1	Pin length	1.0	2.11	mm
2	Die height	0.82		mm
3	Pin-side capacitor height	-	1.2	mm
B	Pin diameter	0.28	0.36	mm
	Package substrate length	34.0	35.1	mm
	Package substrate width	34.0	35.1	mm
1	Die length	10.6		mm
1	Die width	7.84		mm
F	Package Substrate Center	17.0		mm
G	Die set from Package Center	1.133		mm
e	Pin pitch	1.27		mm
	Package edge keep-out			mm
1	Package corner keep-out	7		mm
3	Pin-side capacitor roundness	14		mm
-	Pin tip radial true position	0.254		mm
	Pin count	478		each
Pdie	Die solder pressure on the die or thermal solution	-	68	kPa
	Package die height	4.0		
	Package Surface Flatness	0.286		mm

NOTE: Overall height with socket is based on design dimensions of the Micro-FCPGA package with no thermal solution attached. Values are based on design specifications and tolerances. This dimension is subject to change based on socket design, motherboard design or MCM process.

Figure 8. Micro-FCBGA Package Top and Bottom Isometric Views





Figure 9. Micro-FCBGA Package Top and Side Views




NOTE: All dimensions in millimeters. Values shown are for reference only. Refer to [Table 1](#) for details.

Table 19. Micro-FCBGA Package Dimensions

Symbol	Parameter	Min	Max	Unit
	Overall height, as delivered (see note 1)	2.60	2.8	mm
2	Die height	0.82		mm
	Ball diameter	0.78		mm
	Package substrate length	34.	34.1	mm
	Package substrate width	34.	34.1	mm
1	Die length	10.6		mm
1	Die width	7.84		mm
F	Distance from Package Substrate Center	17.		mm
G	Die set from Package Center	1.133		mm
e	Ball pitch	1.27		mm
	Package edge keep-out			mm
1	Package corner keep-out	7		mm
2	Die-side capacitor height	-	0.7	mm
S	Package edge to first ball center	1.62		mm
	Ball count	47		each
-	Solder ball coplanarity	0.2		mm
Pdie	Die attach pressure on the die or thermal solution	-	68	kPa
	Package weight	4.		

NOTE: Overall height as delivered. Values are based on design specifications and tolerances. This dimension is subject to change based on MM motherboard design or MM SM process.

Figure 10. Micro-FCBGA Package Bottom View



NOTE: All dimensions in millimeters. Values shown for reference only. See [Table 1](#) for details.

4.1 Processor Pin-Out and Pin List

[Figure 11](#) on the next page shows the top view pinout of the Intel Pentium M processor. The pin list arranged in two different formats is shown in [Table 19](#) and [Table 20](#).

Figure 11. The Coordinates of the Processor Pins as Viewed From the Top of the Package




Table 20. Pin Listing by Pin Name

Pin Name	Pin Number	Signal Buffer Type	Direction
3	P4	Source S nch	Input/ utput
4	4	Source S nch	Input/ utput
	V3	Source S nch	Input/ utput
6	3	Source S nch	Input/ utput
7	V2	Source S nch	Input/ utput
8	1	Source S nch	Input/ utput
	4	Source S nch	Input/ utput
10	2	Source S nch	Input/ utput
11	4	Source S nch	Input/ utput
12	1	Source S nch	Input/ utput
13	1	Source S nch	Input/ utput
14	3	Source S nch	Input/ utput
1	3	Source S nch	Input/ utput
16	2	Source S nch	Input/ utput
17	F4	Source S nch	Input/ utput
18	C4	Source S nch	Input/ utput
1	C7	Source S nch	Input/ utput
20	C3	Source S nch	Input/ utput
21	3	Source S nch	Input/ utput
22	4	Source S nch	Input/ utput
23	2	Source S nch	Input/ utput
24	B4	Source S nch	Input/ utput
2	C6	Source S nch	Input/ utput
26		Source S nch	Input/ utput
27	2	Source S nch	Input/ utput
28	6	Source S nch	Input/ utput
2	F3	Source S nch	Input/ utput
30	1	Source S nch	Input/ utput
31	F1	Source S nch	Input/ utput
20M	C2	CM S	Input
S	2	Common Clock	Input/ utput
S B 0	3	Source S nch	Input/ utput
S B 1		Source S nch	Input/ utput
BCL 0	B1	Bus Clock	Input
BCL 1	B14	Bus Clock	Input
B	L1	Common Clock	Input/ utput

Table 20. Pin Listing by Pin Name

Pin Name	Pin Number	Signal Buffer Type	Direction
BPM 0	C8	Common Clock	utput
BPM 1	B8	Common Clock	utput
BPM 2		Common Clock	utput
BPM 3	C	Common Clock	Input/ utput
BP I	3	Common Clock	Input
B 0	4	Common Clock	Input/ utput
C MP 0	P2	Po er/ ther	Input/ utput
C MP 1	P26	Po er/ ther	Input/ utput
C MP 2	B2	Po er/ ther	Input/ utput
C MP 3	B1	Po er/ ther	Input/ utput
0	1	Source S nch	Input/ utput
1	2	Source S nch	Input/ utput
2	22	Source S nch	Input/ utput
3	B21	Source S nch	Input/ utput
4	24	Source S nch	Input/ utput
	B26	Source S nch	Input/ utput
6	21	Source S nch	Input/ utput
7	B20	Source S nch	Input/ utput
8	C20	Source S nch	Input/ utput
	B24	Source S nch	Input/ utput
10	24	Source S nch	Input/ utput
11	24	Source S nch	Input/ utput
12	C26	Source S nch	Input/ utput
13	B23	Source S nch	Input/ utput
14	23	Source S nch	Input/ utput
1	C2	Source S nch	Input/ utput
16	H23	Source S nch	Input/ utput
17	G2	Source S nch	Input/ utput
18	L23	Source S nch	Input/ utput
1	M26	Source S nch	Input/ utput
20	H24	Source S nch	Input/ utput
21	F2	Source S nch	Input/ utput
22	G24	Source S nch	Input/ utput
23	23	Source S nch	Input/ utput
24	M23	Source S nch	Input/ utput
2	2	Source S nch	Input/ utput
26	L26	Source S nch	Input/ utput
27	24	Source S nch	Input/ utput
28	M2	Source S nch	Input/ utput

Table 20. Pin Listing by Pin Name

Pin Name	Pin Number	Signal Buffer Type	Direction
2	H26	Source S nch	Input/ utput
30	2	Source S nch	Input/ utput
31	2	Source S nch	Input/ utput
32	26	Source S nch	Input/ utput
33	24	Source S nch	Input/ utput
34	2	Source S nch	Input/ utput
3	23	Source S nch	Input/ utput
36	V23	Source S nch	Input/ utput
37	24	Source S nch	Input/ utput
38	26	Source S nch	Input/ utput
3	23	Source S nch	Input/ utput
40	23	Source S nch	Input/ utput
41	26	Source S nch	Input/ utput
42	V24	Source S nch	Input/ utput
43	2	Source S nch	Input/ utput
44	V26	Source S nch	Input/ utput
4	23	Source S nch	Input/ utput
46	26	Source S nch	Input/ utput
47	2	Source S nch	Input/ utput
48	B2	Source S nch	Input/ utput
4	C23	Source S nch	Input/ utput
0	B24	Source S nch	Input/ utput
1	C20	Source S nch	Input/ utput
2	C22	Source S nch	Input/ utput
3	C2	Source S nch	Input/ utput
4	23	Source S nch	Input/ utput
	22	Source S nch	Input/ utput
6	F23	Source S nch	Input/ utput
7	24	Source S nch	Input/ utput
8	F20	Source S nch	Input/ utput
	21	Source S nch	Input/ utput
60	21	Source S nch	Input/ utput
61	F2	Source S nch	Input/ utput
62	F22	Source S nch	Input/ utput
63	F26	Source S nch	Input/ utput
B	7	CM S	utput
BS	M2	Common Clock	Input/ utput
F	L4	Common Clock	Input
I V 0	2	Source S nch	Input/ utput

Table 20. Pin Listing by Pin Name

Pin Name	Pin Number	Signal Buffer Type	Direction
I V 1	26	Source S nch	Input/ utput
I V 2	24	Source S nch	Input/ utput
I V 3	20	Source S nch	Input/ utput
PSLP	B7	CM S	Input
P	C1	Common Clock	Input
	H2	Common Clock	Input/ utput
S B 0	C23	Source S nch	Input/ utput
S B 1	24	Source S nch	Input/ utput
S B 2	2	Source S nch	Input/ utput
S B 3	24	Source S nch	Input/ utput
S BP 0	C22	Source S nch	Input/ utput
S BP 1	L24	Source S nch	Input/ utput
S BP 2	24	Source S nch	Input/ utput
S BP 3	2	Source S nch	Input/ utput
F	3	pen rain	utput
G L F	26	Po er/ ther	Input
HI	3	Common Clock	Input/ utput
HI M	4	Common Clock	Input/ utput
I	4	pen rain	utput
IG	3	CM S	Input
I I	B	CM S	Input
I P_CL 0	16	CM S	input
I P_CL 1	1	CM S	input
LI 0	1	CM S	Input
LI 1	4	CM S	Input
L C	2	Common Clock	Input/ utput
P	10	Common Clock	utput
P	B10	Common Clock	Input
P CH	B17	pen rain	utput
PSI	1	CM S	utput
P G	4	CM S	Input
0	2	Source S nch	Input/ utput
1	P3	Source S nch	Input/ utput
2	2	Source S nch	Input/ utput
3	P1	Source S nch	Input/ utput
4	1	Source S nch	Input/ utput
S	B11	Common Clock	Input
S 0	H1	Common Clock	Input
S 1	1	Common Clock	Input

Table 20. Pin Listing by Pin Name

Pin Name	Pin Number	Signal Buffer Type	Direction
S 2	L2	Common Clock	Input
SV	F7	eser ed	
SV	B2	eser ed	
SV	C14	eser ed	
SV	C3	eser ed	
SV	26	eser ed	
SV	G1	eser ed	
SV	C1	eser ed	
SLP	6	CM S	Input
SMI	B4	CM S	Input
S PCL	C6	CM S	Input
C	13	CM S	Input
I	C12	CM S	Input
	12	pen rain	utput
S 1	C	est	
S 2	F23	est	
S 3	C16	est	
H M	B18	Po er/ ther	
H M C	18	Po er/ ther	
H M IP	C17	pen rain	utput
MS	C11	CM S	Input
	M3	Common Clock	Input
S	B13	CM S	Input
VCC	6	Po er/ ther	
VCC	8	Po er/ ther	
VCC	18	Po er/ ther	
VCC	20	Po er/ ther	
VCC	22	Po er/ ther	
VCC		Po er/ ther	
VCC	7	Po er/ ther	
VCC		Po er/ ther	
VCC	17	Po er/ ther	
VCC	1	Po er/ ther	
VCC	21	Po er/ ther	
VCC	F6	Po er/ ther	
VCC	F8	Po er/ ther	
VCC	F18	Po er/ ther	
VCC	F20	Po er/ ther	
VCC	F22	Po er/ ther	

Table 20. Pin Listing by Pin Name

Pin Name	Pin Number	Signal Buffer Type	Direction
VCC	G	Po er/ ther	
VCC	G21	Po er/ ther	
VCC	H6	Po er/ ther	
VCC	H22	Po er/ ther	
VCC		Po er/ ther	
VCC	21	Po er/ ther	
VCC	22	Po er/ ther	
VCC		Po er/ ther	
VCC	V6	Po er/ ther	
VCC	V22	Po er/ ther	
VCC		Po er/ ther	
VCC	21	Po er/ ther	
VCC	6	Po er/ ther	
VCC	22	Po er/ ther	
VCC		Po er/ ther	
VCC	7	Po er/ ther	
VCC		Po er/ ther	
VCC	11	Po er/ ther	
VCC	13	Po er/ ther	
VCC	1	Po er/ ther	
VCC	17	Po er/ ther	
VCC	1	Po er/ ther	
VCC	21	Po er/ ther	
VCC	B6	Po er/ ther	
VCC	B8	Po er/ ther	
VCC	B10	Po er/ ther	
VCC	B12	Po er/ ther	
VCC	B14	Po er/ ther	
VCC	B16	Po er/ ther	
VCC	B18	Po er/ ther	
VCC	B20	Po er/ ther	
VCC	B22	Po er/ ther	
VCC	C	Po er/ ther	
VCC	C11	Po er/ ther	
VCC	C13	Po er/ ther	
VCC	C1	Po er/ ther	
VCC	C17	Po er/ ther	
VCC	C1	Po er/ ther	
VCC	8	Po er/ ther	

Table 20. Pin Listing by Pin Name

Pin Name	Pin Number	Signal Buffer Type	Direction
VCC	10	Power/ther	
VCC	12	Power/ther	
VCC	14	Power/ther	
VCC	16	Power/ther	
VCC	18	Power/ther	
VCC		Power/ther	
VCC	11	Power/ther	
VCC	13	Power/ther	
VCC	1	Power/ther	
VCC	17	Power/ther	
VCC	1	Power/ther	
VCC	F8	Power/ther	
VCC	F10	Power/ther	
VCC	F12	Power/ther	
VCC	F14	Power/ther	
VCC	F16	Power/ther	
VCC	F18	Power/ther	
VCC 0	F26	Power/ther	
VCC 1	B1	Power/ther	
VCC 2	1	Power/ther	
VCC 3	C26	Power/ther	
VCCP	10	Power/ther	
VCCP	12	Power/ther	
VCCP	14	Power/ther	
VCCP	16	Power/ther	
VCCP	11	Power/ther	
VCCP	13	Power/ther	
VCCP	1	Power/ther	
VCCP	F10	Power/ther	
VCCP	F12	Power/ther	
VCCP	F14	Power/ther	
VCCP	F16	Power/ther	
VCCP	6	Power/ther	
VCCP	L	Power/ther	
VCCP	L21	Power/ther	
VCCP	M6	Power/ther	
VCCP	M22	Power/ther	
VCCP		Power/ther	
VCCP	21	Power/ther	

Table 20. Pin Listing by Pin Name

Pin Name	Pin Number	Signal Buffer Type	Direction
VCCP	P6	Power/ther	
VCCP	P22	Power/ther	
VCCP		Power/ther	
VCCP	21	Power/ther	
VCCP	6	Power/ther	
VCCP	22	Power/ther	
VCCP	21	Power/ther	
VCC 0	P23	Power/ther	
VCC 1	4	Power/ther	
VCCS S	7	Power/ther	output
VI 0	2	CM S	output
VI 1	F2	CM S	output
VI 2	F3	CM S	output
VI 3	G3	CM S	output
VI 4	G4	CM S	output
VI	H4	CM S	output
VSS	2	Power/ther	
VSS		Power/ther	
VSS	8	Power/ther	
VSS	11	Power/ther	
VSS	14	Power/ther	
VSS	17	Power/ther	
VSS	20	Power/ther	
VSS	23	Power/ther	
VSS	26	Power/ther	
VSS	B3	Power/ther	
VSS	B6	Power/ther	
VSS	B	Power/ther	
VSS	B12	Power/ther	
VSS	B16	Power/ther	
VSS	B1	Power/ther	
VSS	B22	Power/ther	
VSS	B2	Power/ther	
VSS	C1	Power/ther	
VSS	C4	Power/ther	
VSS	C7	Power/ther	
VSS	C10	Power/ther	
VSS	C13	Power/ther	
VSS	C1	Power/ther	

Table 20. Pin Listing by Pin Name

Pin Name	Pin Number	Signal Buffer Type	Direction
VSS	C18	Power	
VSS	C21	Power	
VSS	C24	Power	
VSS	2	Power	
VSS		Power	
VSS	7	Power	
VSS		Power	
VSS	11	Power	
VSS	13	Power	
VSS	1	Power	
VSS	17	Power	
VSS	1	Power	
VSS	21	Power	
VSS	23	Power	
VSS	26	Power	
VSS	3	Power	
VSS	6	Power	
VSS	8	Power	
VSS	10	Power	
VSS	12	Power	
VSS	14	Power	
VSS	16	Power	
VSS	18	Power	
VSS	20	Power	
VSS	22	Power	
VSS	2	Power	
VSS	F1	Power	
VSS	F4	Power	
VSS	F	Power	
VSS	F7	Power	
VSS	F	Power	
VSS	F11	Power	
VSS	F13	Power	
VSS	F1	Power	
VSS	F17	Power	
VSS	F1	Power	
VSS	F21	Power	
VSS	F24	Power	
VSS	G2	Power	

Table 20. Pin Listing by Pin Name

Pin Name	Pin Number	Signal Buffer Type	Direction
VSS	G6	Power	
VSS	G22	Power	
VSS	G23	Power	
VSS	G26	Power	
VSS	H3	Power	
VSS	H	Power	
VSS	H21	Power	
VSS	H2	Power	
VSS	1	Power	
VSS	4	Power	
VSS	6	Power	
VSS	22	Power	
VSS	24	Power	
VSS	2	Power	
VSS		Power	
VSS	21	Power	
VSS	23	Power	
VSS	26	Power	
VSS	L3	Power	
VSS	L6	Power	
VSS	L22	Power	
VSS	L2	Power	
VSS	M1	Power	
VSS	M4	Power	
VSS	M	Power	
VSS	M21	Power	
VSS	M24	Power	
VSS	3	Power	
VSS	6	Power	
VSS	22	Power	
VSS	23	Power	
VSS	26	Power	
VSS	P2	Power	
VSS	P	Power	
VSS	P21	Power	
VSS	P24	Power	
VSS	1	Power	
VSS	4	Power	
VSS	6	Power	

Table 20. Pin Listing by Pin Name

Pin Name	Pin Number	Signal Buffer Type	Direction
VSS	22	Power/ther	
VSS	2	Power/ther	
VSS	3	Power/ther	
VSS		Power/ther	
VSS	21	Power/ther	
VSS	23	Power/ther	
VSS	26	Power/ther	
VSS	2	Power/ther	
VSS	6	Power/ther	
VSS	22	Power/ther	
VSS	24	Power/ther	
VSS	V1	Power/ther	
VSS	V4	Power/ther	
VSS	V	Power/ther	
VSS	V21	Power/ther	
VSS	V2	Power/ther	
VSS	3	Power/ther	
VSS	6	Power/ther	
VSS	22	Power/ther	
VSS	23	Power/ther	
VSS	26	Power/ther	
VSS	2	Power/ther	
VSS		Power/ther	
VSS	21	Power/ther	
VSS	24	Power/ther	
VSS	1	Power/ther	
VSS	4	Power/ther	
VSS	6	Power/ther	
VSS	8	Power/ther	
VSS	10	Power/ther	
VSS	12	Power/ther	
VSS	14	Power/ther	
VSS	16	Power/ther	
VSS	18	Power/ther	
VSS	20	Power/ther	
VSS	22	Power/ther	
VSS	2	Power/ther	
VSS	B3	Power/ther	
VSS	B	Power/ther	

Table 20. Pin Listing by Pin Name

Pin Name	Pin Number	Signal Buffer Type	Direction
VSS	B7	Power/ther	
VSS	B	Power/ther	
VSS	B11	Power/ther	
VSS	B13	Power/ther	
VSS	B1	Power/ther	
VSS	B17	Power/ther	
VSS	B1	Power/ther	
VSS	B21	Power/ther	
VSS	B23	Power/ther	
VSS	B26	Power/ther	
VSS	C2	Power/ther	
VSS	C	Power/ther	
VSS	C8	Power/ther	
VSS	C10	Power/ther	
VSS	C12	Power/ther	
VSS	C14	Power/ther	
VSS	C16	Power/ther	
VSS	C18	Power/ther	
VSS	C21	Power/ther	
VSS	C24	Power/ther	
VSS	1	Power/ther	
VSS	4	Power/ther	
VSS	7	Power/ther	
VSS		Power/ther	
VSS	11	Power/ther	
VSS	13	Power/ther	
VSS	1	Power/ther	
VSS	17	Power/ther	
VSS	1	Power/ther	
VSS	22	Power/ther	
VSS	2	Power/ther	
VSS	3	Power/ther	
VSS	6	Power/ther	
VSS	8	Power/ther	
VSS	10	Power/ther	
VSS	12	Power/ther	
VSS	14	Power/ther	
VSS	16	Power/ther	
VSS	18	Power/ther	

Table 20. Pin Listing by Pin Name

Pin Name	Pin Number	Signal Buffer Type	Direction
VSS	20	Power/ther	
VSS	23	Power/ther	
VSS	26	Power/ther	
VSS	F2	Power/ther	
VSS	F	Power/ther	
VSS	F	Power/ther	
VSS	F11	Power/ther	
VSS	F13	Power/ther	
VSS	F1	Power/ther	
VSS	F17	Power/ther	
VSS	F1	Power/ther	
VSS	F21	Power/ther	
VSS	F24	Power/ther	
VSSSS S	F6	Power/ther	output

Table 21. Pin Listing by Pin Number

Pin Number	Pin Name	Signal Buffer Type	Direction
23	VSS	Power/ther	
24	4	Source S nch	Input/ output
2	1	Source S nch	Input/ output
26	VSS	Power/ther	
1	VSS	Power/ther	
2	16	Source S nch	Input/ output
3	14	Source S nch	Input/ output
4	VSS	Power/ther	
	VCC	Power/ther	
6	VSS	Power/ther	
7	VCC	Power/ther	
8	VSS	Power/ther	
	VCC	Power/ther	
10	VSS	Power/ther	
11	VCC	Power/ther	
12	VSS	Power/ther	
13	VCC	Power/ther	
14	VSS	Power/ther	
1	VCC	Power/ther	
16	VSS	Power/ther	
17	VCC	Power/ther	
18	VSS	Power/ther	
1	VCC	Power/ther	
20	VSS	Power/ther	
21	VCC	Power/ther	
22	VSS	Power/ther	
23	40	Source S nch	Input/ output
24	33	Source S nch	Input/ output
2	VSS	Power/ther	
26	46	Source S nch	Input/ output
B1	C MP 3	Power/ther	Input/ output
B2	C MP 2	Power/ther	Input/ output
B3	VSS	Power/ther	
B4	24	Source S nch	Input/ output
B	VSS	Power/ther	
B6	VCC	Power/ther	
B7	VSS	Power/ther	
B8	VCC	Power/ther	
B	VSS	Power/ther	

Table 21. Pin Listing by Pin Number

Pin Number	Pin Name	Signal Buffer Type	Direction
2	VSS	Power/ther	
3	IG	CM S	Input
4	I	pen rain	output
	VSS	Power/ther	
6	SLP	CM S	Input
7	B	CM S	output
8	VSS	Power/ther	
	BPM 2	Common Clock	output
10	P	Common Clock	output
11	VSS	Power/ther	
12		pen rain	output
13	C	CM S	Input
14	VSS	Power/ther	
1	I P_CL 1	CM S	input
16	I P_CL 0	CM S	input
17	VSS	Power/ther	
18	H M C	Power/ther	
1	0	Source S nch	Input/ output
20	VSS	Power/ther	
21	6	Source S nch	Input/ output
22	2	Source S nch	Input/ output

Table 21. Pin Listing by Pin Number

Pin Number	Pin Name	Signal Buffer Type	Direction
B10	VCC	Power/ther	
B11	VSS	Power/ther	
B12	VCC	Power/ther	
B13	VSS	Power/ther	
B14	VCC	Power/ther	
B1	VSS	Power/ther	
B16	VCC	Power/ther	
B17	VSS	Power/ther	
B18	VCC	Power/ther	
B1	VSS	Power/ther	
B20	VCC	Power/ther	
B21	VSS	Power/ther	
B22	VCC	Power/ther	
B23	VSS	Power/ther	
B24	0	Source/Sink	Input/output
B2	48	Source/Sink	Input/output
B26	VSS	Power/ther	
C1	SV	Reserved	
C2	VSS	Power/ther	
C3	20	Source/Sink	Input/output
C4	18	Source/Sink	Input/output
C	VSS	Power/ther	
C6	2	Source/Sink	Input/output
C7	1	Source/Sink	Input/output
C8	VSS	Power/ther	
C	VCC	Power/ther	
C10	VSS	Power/ther	
C11	VCC	Power/ther	
C12	VSS	Power/ther	
C13	VCC	Power/ther	
C14	VSS	Power/ther	
C1	VCC	Power/ther	
C16	VSS	Power/ther	
C17	VCC	Power/ther	
C18	VSS	Power/ther	
C1	VCC	Power/ther	
C20	1	Source/Sink	Input/output
C21	VSS	Power/ther	
C22	2	Source/Sink	Input/output

Table 21. Pin Listing by Pin Number

Pin Number	Pin Name	Signal Buffer Type	Direction
C23	4	Source/Sink	Input/output
C24	VSS	Power/ther	
C2	3	Source/Sink	Input/output
C26	VCC 3	Power/ther	
1	VSS	Power/ther	
2	23	Source/Sink	Input/output
3	21	Source/Sink	Input/output
4	VSS	Power/ther	
	26	Source/Sink	Input/output
6	28	Source/Sink	Input/output
7	VSS	Power/ther	
8	VCC	Power/ther	
	VSS	Power/ther	
10	VCC	Power/ther	
11	VSS	Power/ther	
12	VCC	Power/ther	
13	VSS	Power/ther	
14	VCC	Power/ther	
1	VSS	Power/ther	
16	VCC	Power/ther	
17	VSS	Power/ther	
18	VCC	Power/ther	
1	VSS	Power/ther	
20	I V 3	Source/Sink	Input/output
21	60	Source/Sink	Input/output
22	VSS	Power/ther	
23	4	Source/Sink	Input/output
24	7	Source/Sink	Input/output
2	VSS	Power/ther	
26	G L F	Power/ther	
1	30	Source/Sink	Input/output
2	27	Source/Sink	Input/output
3	VSS	Power/ther	
4	22	Source/Sink	Input/output
	S B 1	Source/Sink	Input/output
6	VSS	Power/ther	
7	VCCS S	Power/ther	output
8	VSS	Power/ther	
	VCC	Power/ther	

Table 21. Pin Listing by Pin Number

Pin Number	Pin Name	Signal Buffer Type	Direction
10	VSS	Power/ther	
11	VCC	Power/ther	
12	VSS	Power/ther	
13	VCC	Power/ther	
14	VSS	Power/ther	
1	VCC	Power/ther	
16	VSS	Power/ther	
17	VCC	Power/ther	
18	VSS	Power/ther	
1	VCC	Power/ther	
20	VSS	Power/ther	
21		Source/Sink	Input/output
22		Source/Sink	Input/output
23	VSS	Power/ther	
24	SB3	Source/Sink	Input/output
2	SBP3	Source/Sink	Input/output
26	VSS	Power/ther	
F1	31	Source/Sink	Input/output
F2	VSS	Power/ther	
F3	2	Source/Sink	Input/output
F4	17	Source/Sink	Input/output
F	VSS	Power/ther	
F6	VSSS S	Power/ther	output
F7	SV	Reserved	
F8	VCC	Power/ther	
F	VSS	Power/ther	
F10	VCC	Power/ther	
F11	VSS	Power/ther	
F12	VCC	Power/ther	
F13	VSS	Power/ther	
F14	VCC	Power/ther	
F1	VSS	Power/ther	
F16	VCC	Power/ther	
F17	VSS	Power/ther	
F18	VCC	Power/ther	
F1	VSS	Power/ther	
F20	8	Source/Sink	Input/output
F21	VSS	Power/ther	
F22	62	Source/Sink	Input/output

Table 21. Pin Listing by Pin Number

Pin Number	Pin Name	Signal Buffer Type	Direction
F23	6	Source/Sink	Input/output
F24	VSS	Power/ther	
F2	61	Source/Sink	Input/output
F26	63	Source/Sink	Input/output
B1	VCC1	Power/ther	
B2	SV	Reserved	
B3	VSS	Power/ther	
B4	SMI	CMOS	Input
B	ILI	CMOS	Input
B6	VSS	Power/ther	
B7	PSLP	CMOS	Input
B8	BPM1	Common Clock	output
B	VSS	Power/ther	
B10	P	Common Clock	Input
B11	S	Common Clock	Input
B12	VSS	Power/ther	
B13	S	CMOS	Input
B14	BCL1	Bus Clock	Input
B1	BCL0	Bus Clock	Input
B16	VSS	Power/ther	
B17	PCH	penrain	output
B18	H M	Power/ther	
B1	VSS	Power/ther	
B20	7	Source/Sink	Input/output
B21	3	Source/Sink	Input/output
B22	VSS	Power/ther	
B23	13	Source/Sink	Input/output
B24		Source/Sink	Input/output
B2	VSS	Power/ther	
B26		Source/Sink	Input/output
C1	VSS	Power/ther	
C2	20M	CMOS	Input
C3	SV	Reserved	
C4	VSS	Power/ther	
C	S1	test	
C6	S PCL	CMOS	Input
C7	VSS	Power/ther	
C8	BPM0	Common Clock	output
C	BPM3	Common Clock	Input/output

Table 21. Pin Listing by Pin Number

Pin Number	Pin Name	Signal Buffer Type	Direction
C10	VSS	Power/ther	
C11	MS	CM S	Input
C12	I	CM S	Input
C13	VSS	Power/ther	
C14	SV	eser ed	
C1	VSS	Power/ther	
C16	S 3	est	
C17	H M IP	pen rain	utput
C18	VSS	Power/ther	
C1	P	Common Clock	Input
C20	8	Source S nch	Input/ utput
C21	VSS	Power/ther	
C22	S BP 0	Source S nch	Input/ utput
C23	S B 0	Source S nch	Input/ utput
C24	VSS	Power/ther	
C2	1	Source S nch	Input/ utput
C26	12	Source S nch	Input/ utput
1	LI 0	CM S	Input
2	VSS	Power/ther	
3	F	pen rain	utput
4	LI 1	CM S	Input
	VSS	Power/ther	
6	VCC	Power/ther	
7	VSS	Power/ther	
8	VCC	Power/ther	
	VSS	Power/ther	
10	VCCP	Power/ther	
11	VSS	Power/ther	
12	VCCP	Power/ther	
13	VSS	Power/ther	
14	VCCP	Power/ther	
1	VSS	Power/ther	
16	VCCP	Power/ther	
17	VSS	Power/ther	
18	VCC	Power/ther	
1	VSS	Power/ther	
20	VCC	Power/ther	
21	VSS	Power/ther	
22	VCC	Power/ther	

Table 21. Pin Listing by Pin Number

Pin Number	Pin Name	Signal Buffer Type	Direction
23	VSS	Power/ther	
24	10	Source S nch	Input/ utput
2	I V 0	Source S nch	Input/ utput
26	VSS	Power/ther	
1	PSI	CM S	utput
2	VI 0	CM S	utput
3	VSS	Power/ther	
4	P G	CM S	Input
	VCC	Power/ther	
6	VSS	Power/ther	
7	VCC	Power/ther	
8	VSS	Power/ther	
	VCC	Power/ther	
10	VSS	Power/ther	
11	VCCP	Power/ther	
12	VSS	Power/ther	
13	VCCP	Power/ther	
14	VSS	Power/ther	
1	VCCP	Power/ther	
16	VSS	Power/ther	
17	VCC	Power/ther	
18	VSS	Power/ther	
1	VCC	Power/ther	
20	VSS	Power/ther	
21	VCC	Power/ther	
22	VSS	Power/ther	
23	14	Source S nch	Input/ utput
24	11	Source S nch	Input/ utput
2	VSS	Power/ther	
26	SV	eser ed	
F1	VSS	Power/ther	
F2	VI 1	CM S	utput
F3	VI 2	CM S	utput
F4	VSS	Power/ther	
F	VSS	Power/ther	
F6	VCC	Power/ther	
F7	VSS	Power/ther	
F8	VCC	Power/ther	
F	VSS	Power/ther	

Table 21. Pin Listing by Pin Number

Pin Number	Pin Name	Signal Buffer Type	Direction
F10	VCCP	Power/ther	
F11	VSS	Power/ther	
F12	VCCP	Power/ther	
F13	VSS	Power/ther	
F14	VCCP	Power/ther	
F1	VSS	Power/ther	
F16	VCCP	Power/ther	
F17	VSS	Power/ther	
F18	VCC	Power/ther	
F1	VSS	Power/ther	
F20	VCC	Power/ther	
F21	VSS	Power/ther	
F22	VCC	Power/ther	
F23	S2	test	
F24	VSS	Power/ther	
F2	21	Source S nch	Input/ output
F26	VCC0	Power/ther	
G1	SV	eser ed	
G2	VSS	Power/ther	
G3	VI3	CM S	output
G4	VI4	CM S	output
G	VCC	Power/ther	
G6	VSS	Power/ther	
G21	VCC	Power/ther	
G22	VSS	Power/ther	
G23	VSS	Power/ther	
G24	22	Source S nch	Input/ output
G2	17	Source S nch	Input/ output
G26	VSS	Power/ther	
H1	S0	Common Clock	Input
H2		Common Clock	Input/ output
H3	VSS	Power/ther	
H4	VI	CM S	output
H	VSS	Power/ther	
H6	VCC	Power/ther	
H21	VSS	Power/ther	
H22	VCC	Power/ther	
H23	16	Source S nch	Input/ output
H24	20	Source S nch	Input/ output

Table 21. Pin Listing by Pin Number

Pin Number	Pin Name	Signal Buffer Type	Direction
H2	VSS	Power/ther	
H26	2	Source S nch	Input/ output
1	VSS	Power/ther	
2	L C	Common Clock	Input/ output
3	BP I	Common Clock	Input
4	VSS	Power/ther	
	VCC	Power/ther	
6	VSS	Power/ther	
21	VCC	Power/ther	
22	VSS	Power/ther	
23	23	Source S nch	Input/ output
24	VSS	Power/ther	
2	2	Source S nch	Input/ output
26	I V 1	Source S nch	Input/ output
1	S 1	Common Clock	Input
2	VSS	Power/ther	
3	HI	Common Clock	Input/ output
4	HI M	Common Clock	Input/ output
	VSS	Power/ther	
6	VCCP	Power/ther	
21	VSS	Power/ther	
22	VCC	Power/ther	
23	VSS	Power/ther	
24	S B 1	Source S nch	Input/ output
2	31	Source S nch	Input/ output
26	VSS	Power/ther	
L1	B	Common Clock	Input/ output
L2	S 2	Common Clock	Input
L3	VSS	Power/ther	
L4	F	Common Clock	Input
L	VCCP	Power/ther	
L6	VSS	Power/ther	
L21	VCCP	Power/ther	
L22	VSS	Power/ther	
L23	18	Source S nch	Input/ output
L24	S BP 1	Source S nch	Input/ output
L2	VSS	Power/ther	
L26	26	Source S nch	Input/ output
M1	VSS	Power/ther	

Table 21. Pin Listing by Pin Number

Pin Number	Pin Name	Signal Buffer Type	Direction
M2	BS	Common Clock	Input/ output
M3		Common Clock	Input
M4	VSS	Po er/ ther	
M	VSS	Po er/ ther	
M6	VCCP	Po er/ ther	
M21	VSS	Po er/ ther	
M22	VCCP	Po er/ ther	
M23	24	Source S nch	Input/ output
M24	VSS	Po er/ ther	
M2	28	Source S nch	Input/ output
M26	1	Source S nch	Input/ output
1	VCC 2	Po er/ ther	
2	S	Common Clock	Input/ output
3	VSS	Po er/ ther	
4	B 0	Common Clock	Input/ output
	VCCP	Po er/ ther	
6	VSS	Po er/ ther	
21	VCCP	Po er/ ther	
22	VSS	Po er/ ther	
23	VSS	Po er/ ther	
24	27	Source S nch	Input/ output
2	30	Source S nch	Input/ output
26	VSS	Po er/ ther	
P1	3	Source S nch	Input/ output
P2	VSS	Po er/ ther	
P3	1	Source S nch	Input/ output
P4	3	Source S nch	Input/ output
P	VSS	Po er/ ther	
P6	VCCP	Po er/ ther	
P21	VSS	Po er/ ther	
P22	VCCP	Po er/ ther	
P23	VCC 0	Po er/ ther	
P24	VSS	Po er/ ther	
P2	C MP 0	Po er/ ther	Input/ output
P26	C MP 1	Po er/ ther	Input/ output
1	VSS	Po er/ ther	
2	0	Source S nch	Input/ output
3	6	Source S nch	Input/ output
4	VSS	Po er/ ther	

Table 21. Pin Listing by Pin Number

Pin Number	Pin Name	Signal Buffer Type	Direction
	VCCP	Po er/ ther	
6	VSS	Po er/ ther	
21	VCCP	Po er/ ther	
22	VSS	Po er/ ther	
23	3	Source S nch	Input/ output
24	37	Source S nch	Input/ output
2	VSS	Po er/ ther	
26	38	Source S nch	Input/ output
1	4	Source S nch	Input/ output
2	2	Source S nch	Input/ output
3	VSS	Po er/ ther	
4		Source S nch	Input/ output
	VSS	Po er/ ther	
6	VCCP	Po er/ ther	
21	VSS	Po er/ ther	
22	VCCP	Po er/ ther	
23	VSS	Po er/ ther	
24	I V 2	CM S	Input/ output
2	34	Source S nch	Input/ output
26	VSS	Po er/ ther	
1	13	Source S nch	Input/ output
2	VSS	Po er/ ther	
3	S B 0	Source S nch	Input/ output
4	4	Source S nch	Input/ output
	VCC	Po er/ ther	
6	VSS	Po er/ ther	
21	VCCP	Po er/ ther	
22	VSS	Po er/ ther	
23	3	Source S nch	Input/ output
24	VSS	Po er/ ther	
2	43	Source S nch	Input/ output
26	41	Source S nch	Input/ output
V1	VSS	Po er/ ther	
V2	7	Source S nch	Input/ output
V3		Source S nch	Input/ output
V4	VSS	Po er/ ther	
V	VSS	Po er/ ther	
V6	VCC	Po er/ ther	
V21	VSS	Po er/ ther	

Table 21. Pin Listing by Pin Number

Pin Number	Pin Name	Signal Buffer Type	Direction
V22	VCC	Power/ther	
V23	36	Source/Sink	Input/output
V24	42	Source/Sink	Input/output
V2	VSS	Power/ther	
V26	44	Source/Sink	Input/output
1	8	Source/Sink	Input/output
2	10	Source/Sink	Input/output
3	VSS	Power/ther	
4	VCC 1	Power/ther	
	VCC	Power/ther	
6	VSS	Power/ther	
21	VCC	Power/ther	
22	VSS	Power/ther	
23	VSS	Power/ther	
24	S BP 2	Source/Sink	Input/output
2	S B 2	Source/Sink	Input/output
26	VSS	Power/ther	
1	12	Source/Sink	Input/output
2	VSS	Power/ther	
3	1	Source/Sink	Input/output
4	11	Source/Sink	Input/output
	VSS	Power/ther	
6	VCC	Power/ther	
21	VSS	Power/ther	
22	VCC	Power/ther	
23	4	Source/Sink	Input/output
24	VSS	Power/ther	
2	47	Source/Sink	Input/output
26	32	Source/Sink	Input/output

4.2 Alphabetical Signals Reference

Table 22. Signal Description (Sheet 1 of 7)

Name	Type	Description						
31:3	Input/output	31:3 (address) defines a 2 ³² -byte physical memory address space. In sub-phase 1 of the address phase, these pins transmit the address of a transaction. In sub-phase 2, these pins transmit transaction type information. These signals must connect the appropriate pins of both agents on the Intel Pentium M processor's system bus. 31:3 are source synchronous signals and are latched into the receivers SB10. Address signals are used as straps which are sampled before SB is deasserted.						
20M	Input	!20M (address-20 Mask) is asserted, the processor masks physical address bit 20 (20) before looking up a line in an internal cache and before driving a read/write transaction on the bus. Assertion of 20M emulates the 8086 processor's address wrap-around at the 1-Mbyte boundary. Assertion of 20M is only supported in real mode. 20M is an asynchronous signal. However, to ensure recognition of this signal within an Input/output write instruction, it must be valid along with the assertion of the corresponding Input/output write bus transaction.						
S	Input/output	S (address Strobe) is asserted to indicate the validity of the transaction address on the 31:3 and 4:0 pins. It uses a combination of the S action to enable parity checking, protocol checking, address decode, internal snoop, or deferred replay match operations associated with the next transaction.						
SB10	Input/output	Address strobes are used to latch 31:3 and 4:0 on their rising and falling edges. Strobes are associated with signals as shown below. <table><tr><th>Signals</th><th>Associated Strobe</th></tr><tr><td>4:0, 16:3</td><td>SB0</td></tr><tr><td>31:17</td><td>SB1</td></tr></table>	Signals	Associated Strobe	4:0, 16:3	SB0	31:17	SB1
Signals	Associated Strobe							
4:0, 16:3	SB0							
31:17	SB1							
BCL10	Input	The differential pair BCL (Bus Clock) determines the system bus frequency. All processor's system bus agents must receive these signals to drive their outputs and latch their inputs.						
B	Input/output	B (Block enable) is used to assert a bus stall and an agent that is unable to accept new bus transactions. During a bus stall, the current bus owner cannot issue any new transactions.						
BPM20 BPM3	Output Input/output	BPM30 (Breakpoint Monitor) are breakpoint and performance monitor signals. They are outputs from the processor that indicate the status of breakpoints and performance counters used or monitored by processor performance. BPM30 should connect the appropriate pins of all Intel Pentium M processor's system bus agents. This includes debug or performance monitoring tools. Please refer to the platform design guides and <i>ITP700 Debug Port Design Guide</i> for more detailed information.						
BP1	Input	BP1 (Bus Priority enable) is used to arbitrate ownership of the processor's system bus. It must connect the appropriate pins of both processor's system bus agents. Assertion of BP1 action (as asserted by the priority agent) causes the other agent to stop issuing new requests, unless such requests are part of an ongoing locked operation. The priority agent keeps BP1 asserted until all of its requests are completed, then releases the bus by deasserting BP1.						
B0	Input/output	B0 is used by the processor to request the bus. Arbitration is done between the Intel Pentium M processor (Symmetric agent) and the MCH-M (High Priority agent) of the Intel 8PM or Intel 8GM chipset.						

Table 22. Signal Description (Sheet 2 of 7)

Name	Type	Description															
C MP 3 0	nalo	C MP 3 0 must e terminated on the s stem oard usin precision (1 tolerance)resistors. e er to the plat orm desi n uides or more implementation details.															
63 0	Input/ utput	63 0 (ata) are the data si nals. hese si nals pro ide a 64- it data path et een the processor s stem us a ents, and must connect the appropriate pins on oth a ents. he data dri er asserts to indicate a alid data trans er. 63 0 are uad-pumped si nals and ill thus e dri en our times in a common clock period. 63 0 are latched o the allin ed eo oth S BP 3 0 and S B 3 0 . ach roup o 16 data si nals correspond to a pair o one S BP and one S B . he ollo in ta le sho s the roupin o data si nals to data stro es and I V . Quad-Pumped Signal Groups <table><tr><th>Data Group</th><th>DSTBN#/ DSTBP#</th><th>DINV#</th></tr><tr><td>1 0</td><td>0</td><td>0</td></tr><tr><td>31 16</td><td>1</td><td>1</td></tr><tr><td>47 32</td><td>2</td><td>2</td></tr><tr><td>63 48</td><td>3</td><td>3</td></tr></table> Furthermore, the I V pins determine the polarit o the data si nals. ach roup o 16 data si nals corresponds to one I V si nal. hen the I V si nal is acti e, the correspondin data roup is in erted and there ore sampled acti e hi h.	Data Group	DSTBN#/ DSTBP#	DINV#	1 0	0	0	31 16	1	1	47 32	2	2	63 48	3	3
Data Group	DSTBN#/ DSTBP#	DINV#															
1 0	0	0															
31 16	1	1															
47 32	2	2															
63 48	3	3															
B	utput	B (ata Bus eset) is used onl in processor s stems here no de u port is implemented on the s stem oard. B is used a de u port interposer so that an in-tar et pro e can dri e s stem reset. I a de u port is implemented in the s stem, B is a no connect. B is not a processor si nal.															
BS	Input/ utput	BS (ata Bus Bus) is asserted the a ent responsi le or dri in data on the processor s stem us to indicate that the data us is in use. he data us is released a ter BS is deasserted. his si nal must connect the appropriate pins on oth processor s stem us a ents.															
F	Input	F is asserted an a ent to indicate that a transaction cannot e uaranteed in-order completion. ssertion o F is normall the responsi ilit o the addressed memor or Input/ utput a ent. his si nal must connect the appropriate pins o oth processor s stem us a ents.															
I V 3 0	Input/ utput	I V 3 0 (ata Bus In ersion) are source s nchronous and indicate the polarit o the 63 0 si nals. he I V 3 0 si nals are acti ated hen the data on the data us is in erted. he us a ent ill in ert the data us si nals i more than hal the its, ithin the co ered roup, ould chan e le el in the ne t c cle. DINV[3:0]# Assignment To Data Bus <table><tr><th>Bus Signal</th><th>Data Bus Signals</th></tr><tr><td>I V 3</td><td>63 48</td></tr><tr><td>I V 2</td><td>47 32</td></tr><tr><td>I V 1</td><td>31 16</td></tr><tr><td>I V 0</td><td>1 0</td></tr></table>	Bus Signal	Data Bus Signals	I V 3	63 48	I V 2	47 32	I V 1	31 16	I V 0	1 0					
Bus Signal	Data Bus Signals																
I V 3	63 48																
I V 2	47 32																
I V 1	31 16																
I V 0	1 0																

Table 22. Signal Description (Sheet 3 of 7)

Name	Type	Description										
PSLP	Input	PSLP when asserted on the platform causes the processor to transition from the Sleep state to the Deep Sleep state. In order to return to the Sleep state, PSLP must be deasserted. PSLP is driven by the ICH4-M component and also connects to the MCH-M component of the Intel 8 PM or Intel 8 GM chipset.										
P	Input	P is a control signal from the Intel 8 PM and Intel 8 GM chipsets used to reduce power on the Intel Pentium M data bus input buffers.										
	Input/output	(data strobe) is asserted by the data driver on each data transfer, indicating valid data on the data bus. In a multi-common clock data transfer, it may be deasserted to insert idle clocks. This signal must connect the appropriate pins of both processor systems as a master.										
S B 30	Input/output	data strobe used to latch in 630 . <table><tr><th>Signals</th><th>Associated Strobe</th></tr><tr><td>10 , I V 0</td><td>S B 0</td></tr><tr><td>31 16 , I V 1</td><td>S B 1</td></tr><tr><td>47 32 , I V 2</td><td>S B 2</td></tr><tr><td>63 48 , I V 3</td><td>S B 3</td></tr></table>	Signals	Associated Strobe	10 , I V 0	S B 0	31 16 , I V 1	S B 1	47 32 , I V 2	S B 2	63 48 , I V 3	S B 3
Signals	Associated Strobe											
10 , I V 0	S B 0											
31 16 , I V 1	S B 1											
47 32 , I V 2	S B 2											
63 48 , I V 3	S B 3											
S BP 30	Input/output	data strobe used to latch in 630 . <table><tr><th>Signals</th><th>Associated Strobe</th></tr><tr><td>10 , I V 0</td><td>S BP 0</td></tr><tr><td>31 16 , I V 1</td><td>S BP 1</td></tr><tr><td>47 32 , I V 2</td><td>S BP 2</td></tr><tr><td>63 48 , I V 3</td><td>S BP 3</td></tr></table>	Signals	Associated Strobe	10 , I V 0	S BP 0	31 16 , I V 1	S BP 1	47 32 , I V 2	S BP 2	63 48 , I V 3	S BP 3
Signals	Associated Strobe											
10 , I V 0	S BP 0											
31 16 , I V 1	S BP 1											
47 32 , I V 2	S BP 2											
63 48 , I V 3	S BP 3											
F /PB	output	F (Floating-point error)/PB (Pending Break event) is a multiplexed signal and its meaning is qualified by S PCL . When S PCL is not asserted, F /PB indicates a floating-point error when the processor detects an unmasked floating-point error. F is similar to the signal on the Intel 80387 coprocessor, and is included for compatibility with systems using MS- type floating-point error reporting. When S PCL is asserted, an assertion of F /PB indicates that the processor has a pending break event awaiting service. The assertion of F /PB indicates that the processor should be returned to the normal state. When F /PB is asserted, indicating a break event, it will remain asserted until S PCL is deasserted. Assertion of P when S PCL is active will also cause an F break event. For additional information on the pending break event functionality, including identification of support for the feature and enable/disable information, refer to Volume 3 of the Intel® Architecture Software Developer's Manual and the Intel® Processor Identification and CPUID Instruction application note. For termination requirements please refer to the platform design guides.										
G L F	Input	G L F determines the signal reference level for G L input pins. G L F should be set at 2/3 V _{CCP} . G L F is used by the G L receivers to determine if a signal is a logical 0 or logical 1. Please refer to the platform design guides for details on G L F implementation.										

Table 22. Signal Description (Sheet 4 of 7)

Name	Type	Description
HI	Input/ output	HI (Snoop Hit) and HI M (Hit Modified) complete transaction snoop operation results. Either system uses a hit master assert either HI and HI M together to indicate that it requires a snoop stall, which can be continued by reasserting HI and HI M together.
I	output	I (Internal Error) is asserted to a processor as the result of an internal error. Assertion of I is usually accompanied by a SH transaction on the processor's system bus. This transaction may optionally be converted to an external error signal (e.g., MI) by system core logic. The processor will keep I asserted until the assertion of S, BI L, or I L. For termination requirements please refer to the platform design guides.
IG	Input	IG (Infinite Numeric Error) is asserted to force the processor to ignore a numeric error and continue to execute noncontrol flowpoint instructions. IG is deasserted, the processor generates an exception on a noncontrol flowpoint instruction if a previous flowpoint instruction caused an error. IG has no effect when the bit in control register 0 (C0) is set. IG is an asynchronous signal. However, to ensure recognition of this signal within an Input/output write instruction, it must be valid along with the assertion of the corresponding Input/output write bus transaction.
I L	Input	I L (Initialization), when asserted, resets internal registers inside the processor without affecting its internal caches or flowpoint registers. The processor then enters execution at the power-on reset vector configured during power-on configuration. The processor continues to handle snoop requests during I L assertion. I L is an asynchronous signal. However, to ensure recognition of this signal within an Input/output write instruction, it must be valid along with the assertion of the corresponding Input/output write bus transaction. I L must connect the appropriate pins of both processor systems as a bus. I L is sampled active on the active to inactive transition of S, then the processor executes its Built-in Self-Test (BIST). For termination requirements please refer to the platform design guides.
I P_CL 10	Input	I P_CL 10 are copies of BCL that are used only in processor systems where no dedicated port is implemented on the system board. I P_CL 10 are used as BCL 10 references or a dedicated port implemented on an interposer. If a dedicated port is implemented in the system, I P_CL 10 are no connects. These are not processor signals.
LI 10	Input	LI 10 (Local PIC Interrupt) must connect the appropriate pins of all PIC Bus agents. When the PIC is disabled, the LI 0 signal becomes I, a maskable interrupt request signal, and LI 1 becomes MI, a nonmaskable interrupt. I and MI are acknowledged compatible with the signals of those names on the Pentium processor. Both signals are asynchronous. Both of these signals must be set are configured using BIST programming of the PIC register space and used either as MI/I or LI 10. Because the PIC is enabled by default after reset, operation of these pins as LI 10 is the default configuration.
L C	Input/ output	L C indicates to the system that a transaction must occur atomically. This signal must connect the appropriate pins of both processor systems as a bus. For a locked sequence of transactions, L C is asserted from the beginning of the first transaction to the end of the last transaction. When the priority master asserts BP L to arbitrate ownership of the processor's system bus, it will wait until it observes L C deasserted. This enables symmetric agents to retain ownership of the processor's system bus throughout the bus locked operation and ensure the atomicity of lock.

Table 22. Signal Description (Sheet 5 of 7)

Name	Type	Description
P	Output	Processor ready signal used by debug tools to determine processor debug readiness. Please refer to the <i>ITP700 Debug Port Design Guide</i> and the platform design guides for more implementation details.
P	Input	Processor ready signal used by debug tools to request debug operation of the processor. Please refer to the <i>ITP700 Debug Port Design Guide</i> and the platform design guides for more implementation details.
PCH	Output	PCH (Processor Hot) will activate when the processor temperature monitoring sensor detects that the processor has reached its maximum safe operating temperature. This indicates that the processor Thermal Control Circuit has been activated, if enabled. See Chapter for more details. For termination requirements please refer to the platform design guides. This signal may require voltage translation on the motherboard. Please refer to the platform design guides for more details.
PSI	Output	Processor Power Status Indicator signal. This signal is asserted when the processor is in a low power state (Deep Sleep and Deeper Sleep). See Section 2.1.3 for more details.
P	Input	P (Power Good) is a processor input. The processor requires this signal as a clean indication that the clocks and power supplies are stable and within their specifications. Clean implies that the signal will remain low (capable of sinking leakage current), without glitches, from the time that the power supplies are turned on until the come within specification. The signal must then transition monotonically to a high state. P can be driven inactive at any time, but clocks and power must remain stable before a subsequent rising edge of P. The P signal must be supplied to the processor. It is used to protect internal circuits against voltage sequencing issues. It should be driven high throughout the board scan operation. For termination requirements please refer to the platform design guides.
40	Input/Output	40 (Debug Command) must connect the appropriate pins of both processor's system buses. They are asserted the current bus owner to define the current active transaction type. These signals are source synchronous to SB0.
S	Input	Asserting the S signal resets the processor to a known state and invalidates its internal caches without returning their contents. For a power-on reset, S must stay active for at least two milliseconds after VCC and BCL have reached their proper specifications. No series inductive S, both system buses will deassert their outputs within two clocks. If processor straps must be valid within the specified setup time before S is deasserted. Please refer to the <i>ITP700 Debug Port Design Guide</i> and the platform design guides for termination requirements and implementation details. There is a ohm (nominal) on die pullup resistor on this signal.
S20	Input	S20 (Response Status) are driven the response agent (the agent responsible for completion of the current transaction), and must connect the appropriate pins of both processor's system buses.
SV	Reserved/Connect	These pins are S V and must be left unconnected on the board. However, it is recommended that routing channels to these pins on the board be kept open for possible future use. Please refer to the platform design guides for more details.

Table 22. Signal Description (Sheet 6 of 7)

Name	Type	Description
SLP	Input	SLP (Sleep), when asserted in Stop-Grant state, causes the processor to enter the Sleep state. During Sleep state, the processor stops providing internal clock signals to all units, leaving only the Phase-Locked Loop (PLL) still operating. Processors in this state will not recognize snoops or interrupts. The processor will recognize only assertion of the S signal, deassertion of SLP, and removal of the BCL input while in Sleep state. If SLP is deasserted, the processor exits Sleep state and returns to Stop-Grant state, restarting its internal clock signals to the bus and processor core units. If PSLP is asserted while in the Sleep state, the processor will exit the Sleep state and transition to the Deep Sleep state.
SMI	Input	SMI (System Management Interrupt) is asserted as an asynchronous system local interrupt. On acceptance of a System Management Interrupt, the processor saves the current state and enters System Management Mode (SMM). On SMI acknowledgment transaction is issued, and the processor begins program execution from the SMM handler. If SMI is asserted during the deassertion of S, the processor will tristate its outputs.
SPCL	Input	SPCL (Stop Clock), when asserted, causes the processor to enter a local power Stop-Grant state. The processor issues a Stop-Grant acknowledgment transaction, and stops providing internal clock signals to all processor core units except the system bus and PIC units. The processor continues to snoop bus transactions and service interrupts while in Stop-Grant state. When SPCL is deasserted, the processor restarts its internal clock to all units and resumes execution. The assertion of SPCL has no effect on the bus clock. SPCL is an asynchronous input.
C	Input	C (Test Clock) provides the clock input for the processor test Bus (also known as the test access Port). Please refer to the <i>ITP700 Debug Port Design Guide</i> and the platform design guides for termination requirements and implementation details.
I	Input	I (Test Data In) transfers serial test data into the processor. I provides the serial input needed for JTAG specification support. Please refer to the <i>ITP700 Debug Port Design Guide</i> and the platform design guides for termination requirements and implementation details.
	Output	O (Test Data Out) transfers serial test data out of the processor. O provides the serial output needed for JTAG specification support. Please refer to the <i>ITP700 Debug Port Design Guide</i> and the platform design guides for termination requirements and implementation details.
S1, S2, S3	Input	S1, S2, and S3 must be left unconnected but should have a static connection to V _{SS} separately using 1-k Ω pull-down resistors. Please refer to the platform design guides for more details.
HM	Thermal	Thermal diode node.
HM C	Thermal	Thermal diode Cathode.
H M IP	Output	The processor protects itself from catastrophic overheating using an internal thermal sensor. This sensor is set well above the normal operating temperature to ensure that there are no false trips. The processor will stop all execution when the junction temperature exceeds approximately 125°C. This is signaled to the system through the H M IP (Thermal Trip) pin. For termination requirements please refer to the platform design guides.
MS	Input	MS (Test Mode Select) is a JTAG specification support signal used by debug tools. Please refer to the <i>ITP700 Debug Port Design Guide</i> and the platform design guides for termination requirements and implementation details.

Table 22. Signal Description (Sheet 7 of 7)

Name	Type	Description
	Input	$\overline{RD}$ (assert read) is asserted to the target to indicate that it is ready to receive a write or implicit write back data transfer. $\overline{RD}$ must connect the appropriate pins on both systems as asserts.
$\overline{S}$	Input	$\overline{S}$ (test reset) resets the test access port (TAP) logic. $\overline{S}$ must be driven low during power-on reset. Please refer to the <i>ITP700 Debug Port Design Guide</i> and the platform design guides for termination requirements and implementation details.
V_{CC}	Input	Processor core power supply.
V_{CC30}	Input	V_{CC30} provides isolated power for the internal processor core PLLs. Refer to the platform design guides for complete implementation details.
V_{CCP}	Input	Processor I/O Power Supply.
V_{CC10}	Input	Quiet power supply for on-die CMP circuitry. These pins should be connected to V_{CCP} on the motherboard. However, these connections should enable addition of decoupling on the V_{CC} lines if necessary.
V_{CCS_s}	Output	V_{CCS_s} is an isolated low impedance connection to processor core power (V_{CC}). It can be used to sense or measure power near the silicon with little noise. Please refer to the platform design guides for termination recommendations and more details.
V_{I0}	Output	V_{I0} (Voltage I) pins are used to support automatic selection of power supply voltages (V_{CC}). Unlike some previous generations of processors, these are CMOS signals that are driven by the Intel Pentium M processor. The voltage supplied to these pins must be valid before the voltage can supply V_{CC} to the processor. Conversely, the V_{I0} output must be disabled until the voltage supplied to the V_{I0} pins becomes valid. The V_{I0} pins are needed to support the processor voltage specification variations. See Table 3 for definitions of these pins. The voltage must supply the voltage that is requested by the pins, or disable itself.
V_{SSS_s}	Output	V_{SSS_s} is an isolated low impedance connection to processor core V_{SS} . It can be used to sense or measure ground near the silicon with little noise. Please refer to the platform design guides for termination recommendations and more details.

5 Thermal Specifications and Design Considerations

The Intel Pentium M processor requires a thermal solution to maintain temperatures within operating limits. A complete thermal solution includes both component and system level thermal management features. Component level thermal solutions include active or passive heatsinks or heat exchangers attached to the processor exposed die. The solution should make firm contact with the die while maintaining processor mechanical specifications such as pressure. A typical system level thermal solution may consist of a processor fan ducted to a heat exchanger that is thermally coupled to the processor using a heat pipe or direct die attachment. A secondary fan or air from the processor fan may also be used to cool other platform components or lower the internal ambient temperature within the system. The processor must remain within the minimum and maximum junction temperature (T_j) specifications at the corresponding Thermal Design Power (TDP) value listed in [Table 23](#). The maximum junction temperature is defined by an activation of the processor Intel Thermal Monitor.

Refer to [Section 5.1.2](#) for more details. Analysis indicates that real applications are unlikely to cause the processor to consume the theoretical maximum power dissipation for sustained time periods. Intel recommends that complete thermal solution designs target the Thermal Design Power (TDP) indicated in [Table 23](#). The Intel Thermal Monitor feature is designed to help protect the processor in the unlikely event that an application exceeds the TDP recommendation for a sustained period of time. For more details on the usage of this feature, refer to [Section 5.1.2](#). In all cases the Intel Thermal Monitor feature must be enabled for the processor to remain within specification.

Table 23. Power Specifications for the Intel Pentium M Processor

Symbol	Core Frequency & Voltage	Thermal Design Power			Unit	Notes
P	1.70 GHz 1.484 V	24.				t 100 C, otes 1, 4
	1.60 GHz 1.484 V	24.				
	1.50 GHz 1.484 V	24.				
	1.40 GHz 1.484 V	22				
	1.30 GHz 1.388 V	22				
	1.30 GHz 1.180 V	12				
	1.20 GHz 1.180 V	12				
	1.10 GHz 1.180 V	12				
	1.10 GHz 1.004 V	7				
	1.00 GHz 1.004 V	7				
	900 MHz 1.004V	7				
	600 MHz 0.96 V	6				
	600 MHz 0.844 V	4				
Symbol	Parameter	Min	Typ	Max	Unit	Notes
P _H , P _{SG}	Auto Halt, Stop-Grant Power at 1.484 V			7.3		t 0 C, ote 2
	1.388 V (Pentium M 1.30 GHz)			7.3		
	1.180 V			3.2		
	1.004 V (LV Pentium M)			1.7		
	0.96 V			1.8		
	0.844 V (LV Pentium M)			0.		
P _{SLP}	Sleep Power at 1.484 V			7.0		t 0 C, ote 2
	1.388 V (Pentium M 1.30 GHz)			7.0		
	1.180 V			3.0		
	1.004 V (LV Pentium M)			1.		
	0.96 V			1.7		
	0.844 V (LV Pentium M)			0.8		
P _{SLP}	Deep Sleep Power at 1.484 V			.1		t 3 C, ote 2
	1.388 V (Pentium M 1.30 GHz)			.4		
	1.180 V			2.2		
	1.004 V (LV Pentium M)			1.0		
	0.96 V			1.1		
	0.844 V (LV Pentium M)			0.		
P _{P-SLP}	Deep Sleep Power			0.		t 3 C, ote 2
P _{P-SLP-LV}	Deep Sleep Power (LV Pentium M only)			0.37		t 3 C, ote 2
	Junction temperature	0		100	°C	otes 3, 4

NOTES:

- The Thermal Design Power (P) specification should be used to design the processor thermal solution. The P is not the maximum theoretical power the processor can dissipate.

2. of 100 tested. These power specifications are determined by characterization of the processor currents at higher temperatures and extrapolating the values to the temperature indicated.
3. is measured by the on-die Intel Thermal Monitor. The Intel Thermal Monitor's automatic mode is used to indicate that the maximum has been reached. Refer to [Section 5.1](#) for more details.
4. The Intel Thermal Monitor automatic mode must be enabled for the processor to operate within specifications.

5.1 Thermal Specifications

5.1.1 Thermal Diode

The Intel Pentium M processor incorporates two methods of monitoring die temperature, the Intel Thermal Monitor and the thermal diode. The Intel Thermal Monitor (detailed in [Section 5.1](#)) must be used to determine when the maximum specified processor junction temperature has been reached. The second method, the thermal diode, can be read by an off-die analog/digital converter (a thermal sensor) located on the motherboard, or a stand-alone measurement kit. The thermal diode may be used to monitor the die temperature of the processor for thermal management or instrumentation purposes but cannot be used to indicate that the maximum T_J of the processor has been reached. Please see [Section 5.1.2](#) for thermal diode usage recommendation when the PROCHOT# signal is not asserted.

[Table 24](#) and [Table 25](#) provide the diode interface and specifications.

Note: The reading of the external thermal sensor (on the motherboard) connected to the processor thermal diode signals, will not necessarily reflect the temperature of the hottest location on the die. This is due to inaccuracies in the external thermal sensor, on-die temperature gradients between the location of the thermal diode and the hottest location on the die, and time based variations in the die temperature measurement. Time based variations can occur when the sampling rate of the thermal diode (by the thermal sensor) is slower than the rate at which the T_J temperature can change.

The offset between the thermal diode based temperature reading and the Intel Thermal Monitor reading can be characterized using the Intel Thermal Monitor's automatic mode activation of the thermal control circuit. This temperature offset must be taken into account when using the processor thermal diode to implement power management events.

Table 24. Thermal Diode Interface

Signal Name	Pin/Ball Number	Signal Description
H _M	B18	thermal diode anode
H _M C	18	thermal diode cathode

Table 25. Thermal Diode Specifications

Symbol	Parameter	Min	Typ	Max	Unit	Notes
I_F	Forward Bias Current			300	μA	Note 1
n	Diode Ideality Factor	1.001	1.00220	1.0028		Notes 2, 3, 4
	Series Resistance		3.06		ohms	2, 3,

NOTES:

1. Intel does not support or recommend operation of the thermal diode under reverse bias. Intel does not support or recommend operation of the thermal diode when the processor power supplies are not within their specified tolerance range.
2. Characterized at 100 °C.
3. Not 100% tested. Specified design/characterization.
4. The ideal diode factor, n , represents the deviation from ideal diode behavior as exemplified by the diode equation:

$$I_F = I_S (e^{(V/nkT)} - 1)$$
 where I_S is saturation current, e is electronic charge, V is voltage across the diode, k is Boltzmann Constant, and T is absolute temperature (in °K).
 The series resistance, R_s , is provided to allow for a more accurate measurement of the diode junction temperature. As defined, includes the pins of the processor but does not include an socket resistance or board trace resistance between the socket and the external remote diode thermal sensor. It can be used with remote diode thermal sensors with automatic series resistance cancellation to calibrate out this error term. Another application is that a temperature offset can be manually calculated and programmed into an offset register in the remote diode thermal sensors as exemplified by the equation:
 error = $(n - 1) I_F / (n I_{F_min})$

5.1.2 Intel Thermal Monitor

The Intel Thermal Monitor helps control the processor temperature by activating the TCC when the processor silicon reaches its maximum operating temperature. The temperature at which the Intel Thermal Monitor activates the thermal control circuit (TCC) is not user configurable and is not software visible. Bus traffic is snooped in the normal manner, and interrupt requests are latched (and serviced during the time that the clocks are on) while the TCC is active.

With a properly designed and characterized thermal solution, it is anticipated that the TCC would only be activated for very short periods of time when running the most power intensive applications. The processor performance impact due to these brief periods of TCC activation is expected to be so minor that it would not be detectable. An under-designed thermal solution that is not able to prevent excessive activation of the TCC in the anticipated ambient environment may cause a noticeable performance loss, and may affect the long-term reliability of the processor. In addition, a thermal solution that is significantly under designed may not be capable of cooling the processor even when the TCC is active continuously.

The Intel Thermal Monitor controls the processor temperature by modulating (starting and stopping) the processor core clocks or by initiating an Enhanced Intel SpeedStep® technology transition when the processor silicon reaches its maximum operating temperature. The Intel Thermal Monitor uses two modes to activate the TCC: Automatic mode and On-Demand mode. If both modes are activated, Automatic mode takes precedence. **The Intel Thermal Monitor Automatic Mode must be enabled via BIOS for the processor to be operating within specifications.** There are two Automatic modes called Intel Thermal Monitor 1 and Intel Thermal Monitor 2. These modes are selected by writing values to the Model Specific Registers (MSRs) of the processor. After Automatic mode is enabled, the TCC will activate only when the internal die temperature reaches the maximum allowed value for operation.

Likewise, when Intel Thermal Monitor 2 is enabled, and a high temperature situation exists, the processor will perform an Enhanced Intel SpeedStep technology transition to a lower operating point. When the processor temperature drops below the critical level, the processor will make an Enhanced Intel SpeedStep technology transition to the last requested operating point. Intel Thermal Monitor 2 is the recommended mode on the Intel Pentium M processor.

If a processor load-based Enhanced Intel SpeedStep technology transition (through MSR write) is initiated when an Intel Thermal Monitor 2 period is active, there are two possible results:

1. If the processor load based Enhanced Intel SpeedStep technology transition target frequency is **higher** than the Intel Thermal Monitor 2 transition based target frequency, the processor load-based transition will be deferred until the Intel Thermal Monitor 2 event has been completed.

- 2.If the processor load-based Enhanced Intel SpeedStep technology transition target frequency is **lower** than the Intel Thermal Monitor 2 transition based target frequency, the processor will transition to the processor load-based Enhanced Intel SpeedStep technology target frequency point.

When Intel Thermal Monitor 1 is enabled, and a high temperature situation exists, the clocks will be modulated by alternately turning the clocks off and on at a 50% duty cycle. Cycle times are processor speed dependent and will decrease linearly as processor core frequencies increase. After the temperature has returned to a non-critical level, modulation ceases and the TCC goes inactive. A small amount of hysteresis has been included to prevent rapid active/inactive transitions of the TCC when the processor temperature is near the trip point. The duty cycle is factory configured and cannot be modified. Also, Automatic mode does not require any additional hardware, software drivers or interrupt handling routines. Processor performance will be decreased by the same amount as the duty cycle when the TCC is active, however, with a properly designed and characterized thermal solution the TCC most likely will never be activated, or will be activated only briefly during the most power intensive applications.

The TCC may also be activated using On-Demand mode. If bit 4 of the ACPI Intel Thermal Monitor Control Register is written to a "1", the TCC will be activated immediately, independent of the processor temperature. When using On-Demand mode to activate the TCC, the duty cycle of the clock modulation is programmable via bits 3:1 of the same ACPI Intel Thermal Monitor Control Register. In Automatic mode, the duty cycle is fixed at 50% on, 50% off, in On-Demand mode, the duty cycle can be programmed from 12.5% on/ 87.5% off, to 87.5% on/12.5% off in 12.5% increments. On-Demand mode can be used at the same time Automatic mode is enabled, however, if the system tries to enable the TCC via On-Demand mode at the same time Automatic mode is enabled **and** a high temperature condition exists, Automatic mode will take precedence.

An external signal, PROCHOT# (processor hot) is asserted when the processor detects that its temperature is above the thermal trip point. Bus snooping and interrupt latching are also active while the TCC is active.

Note: PROCHOT# will not be asserted when the processor is in the Stop-Grant, Sleep, Deep Sleep, and Deeper Sleep low power states (internal clocks stopped), hence the thermal diode reading must be used as a safeguard to maintain the processor junction temperature within the 100 °C (maximum) specification. If the platform thermal solution is not able to maintain the processor junction temperature within the maximum specification, the system must initiate an orderly shutdown to prevent damage. If the processor enters one of the above low power states with PROCHOT# already asserted, PROCHOT# will remain asserted until the processor exits the low power state and the processor junction temperature drops below the thermal trip point.

If Automatic mode is disabled the processor will be operating out of specification. Whether the automatic or On-Demand modes are enabled or not, in the event of a catastrophic cooling failure, the processor will automatically shut down when the silicon has reached a temperature of approximately 125 °C. At this point the system bus signal THERMTRIP# will go active. THERMTRIP# activation is independent of processor activity and does not generate any bus cycles. When THERMTRIP# is asserted, the processor core voltage must be shut down within the time specified in [Chapter 3](#).



This page intentionally left blank.

6 Debug Tools Specifications

Please refer to the *ITP700 Debug Port Design Guide* and the platform design guides for information regarding debug tools specifications.

6.1 Logic Analyzer Interface (LAI)

Intel is working with logic analyzer vendors to provide logic analyzer interfaces (LAIs) for use in debugging Intel Pentium M processor systems. The following information is general in nature. Specific information must be obtained from the logic analyzer vendor.

Due to the complexity of Intel Pentium M processor systems, the LAI is critical in providing the ability to probe and capture system bus signals. There are two sets of considerations to keep in mind when designing an Intel Pentium M processor system that can make use of an LAI: mechanical and electrical.

6.1.1 Mechanical Considerations

The LAI is installed between the processor socket and the Intel Pentium M processor. The LAI pins plug into the socket, while the Intel Pentium M processor pins plug into a socket on the LAI. Cabling that is part of the LAI egresses the system to allow an electrical connection between the Intel Pentium M processor and a logic analyzer. The maximum volume occupied by the LAI, known as the keepout volume, as well as the cable egress restrictions, should be obtained from the logic analyzer vendor. System designers must make sure that the keepout volume remains unobstructed inside the system.

6.1.2 Electrical Considerations

The LAI will also affect the electrical performance of the system bus; therefore, it is critical to obtain electrical load models from each of the logic analyzers to be able to run system level simulations to prove that their tool will work in the system. Contact the logic analyzer vendor for electrical specifications and load models for the LAI solution they provide.

[Compare Queue \(0\)](#)[Send Feedback](#)[English](#)[Home](#)[Intel® Processors](#)[Intel® Pentium® Mobile Processor](#)[Intel® Pentium® M Processor 700 Series](#)

Intel® Pentium® M Processor LV 738 (2M Cache, 1.40 GHz, 400 MHz FSB)

SPECIFICATIONS

[All](#)[Essentials](#)[Memory Specifications](#)[Package Specifications](#)[Advanced Technologies](#)

COMPATIBLE PRODUCTS

BLOCK DIAGRAMS

ORDERING / SSPECS / STEPPINGS

Specifications

Essentials

Status	Launched
Launch Date	Q2'04
Processor Number	738
# of Cores	1
# of Threads	1
Clock Speed	1.4 GHz
L2 Cache	2 MB
Bus/Core Ratio	14
FSB Speed	400 MHz
FSB Parity	No
Instruction Set	32-bit
Embedded Options Available	Yes
Supplemental SKU	No
Lithography	90 nm
Max TDP	10 W
VID Voltage Range	0.988V-1.116V
Recommended Customer Price	TRAY: \$218

Memory Specifications

Physical Address Extensions	32-bit
<u>ECC Memory Supported</u>	No

Package Specifications

*Trademarks

T _{JUNCTION}	100°C
Package Size	35mm x 35mm
Processing Die Size	87 mm ²
# of Processing Die Transistors	144 million
Sockets Supported	H-PBGA479
Low Halogen Options Available	See MDDS

Advanced Technologies

Intel® Turbo Boost Technology	No
Intel® Hyper-Threading Technology	No
Intel® Virtualization Technology (VT-x)	No
Intel® Trusted Execution Technology	No
Intel® 64	No
Idle States	No
Enhanced Intel SpeedStep® Technology	Yes
Intel® Demand Based Switching	No
Execute Disable Bit	Yes

"Announced" SKUs are not yet available. Please refer to the Launch D availability.

The Recommended Customer prices are for direct Intel customers etc. not included. Prices may vary. Special promotional arrangements may be available. Please contact your local Intel representative for formal pricing offer from Intel to obtain a formal price quotation.

"Intel classifications" consist of Harmonized Tariff Schedule (HTS) without recourse to Intel and regarding the proper ECCN (Export Control Classification Number). If such, your company is responsible for the time of export.

Intel processor numbers are used to differentiate features within a product line. See <http://www.intel.com/pro>

Hyper-Threading Technology is a processor supporting HT Tec operating system. Performance may vary. See www.intel.com for details on which processors support HT Tec.

64-bit computing on Intel® architecture-enabled BIOS. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for more information.

architecture-enabled BIOS. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for more information.

Max Turbo Frequency refers to the maximum single-core frequency that can be achieved with Intel® Turbo Boost Technology, which requires a processor supporting Intel Turbo Boost Technology. Intel Turbo Boost Technology performance varies depending on hardware, software, and overall system configuration. Check with your system vendor for more information. See www.intel.com/technology/turboboost/ for more information.

Enabling Execute Disable Bit functionality requires a PC with a processor with Execute Disable Bit capability and a supporting operating system that delivers Execute Disable Bit functionality.

Intel® Virtualization Technology requires a computer system with a processor, chipset, BIOS, virtual machine monitor (VMM) and for some performance or other benefit will vary depending on hardware and software configurations. Intel Virtualization Technology-enabled VMM applications may vary.

System and Maximum TDP is based on worst case scenarios. Actual TDP may be lower if not all I/Os for chipsets are used.

All information provided is subject to change at any time, without notice. Intel may make changes to manufacturing life cycle, specifications, information herein is provided "as-is" and Intel does not make any representations or warranties whatsoever regarding accuracy of the information or compatibility of the products listed. Please contact system vendor for more information on specific products or systems.

Low Halogen: Applies only to brominated and chlorinated flame retardants (BFRs/CFRs) and PVC in the final product. Intel components as specified in the Intel Processor Family Specification, and the PCB / substrate meet IEC 61249-2-21 requirements. The replacement of halogenated flame retardants and/or PCB / substrate materials may vary.

Some products can support AES New Instructions with a Processor Configuration update, in particular, i7-2630QM/i7-2635QM, i7-2670QM, i7-2675QM, i7-2685QM, i7-2690QM, i7-2695QM, i7-2700QM, i7-2705QM, i7-2710QM, i7-2715QM, i7-2720QM, i7-2725QM, i7-2730QM, i7-2735QM, i7-2740QM, i7-2745QM, i7-2750QM, i7-2755QM, i7-2760QM, i7-2765QM, i7-2770QM, i7-2775QM, i7-2780QM, i7-2785QM, i7-2790QM, i7-2795QM, i7-2800QM, i7-2805QM, i7-2810QM, i7-2815QM, i7-2820QM, i7-2825QM, i7-2830QM, i7-2835QM, i7-2840QM, i7-2845QM, i7-2850QM, i7-2855QM, i7-2860QM, i7-2865QM, i7-2870QM, i7-2875QM, i7-2880QM, i7-2885QM, i7-2890QM, i7-2895QM, i7-2900QM, i7-2905QM, i7-2910QM, i7-2915QM, i7-2920QM, i7-2925QM, i7-2930QM, i7-2935QM, i7-2940QM, i7-2945QM, i7-2950QM, i7-2955QM, i7-2960QM, i7-2965QM, i7-2970QM, i7-2975QM, i7-2980QM, i7-2985QM, i7-2990QM, i7-2995QM, i7-3000QM, i7-3005QM, i7-3010QM, i7-3015QM, i7-3020QM, i7-3025QM, i7-3030QM, i7-3035QM, i7-3040QM, i7-3045QM, i7-3050QM, i7-3055QM, i7-3060QM, i7-3065QM, i7-3070QM, i7-3075QM, i7-3080QM, i7-3085QM, i7-3090QM, i7-3095QM, i7-3100QM, i7-3105QM, i7-3110QM, i7-3115QM, i7-3120QM, i7-3125QM, i7-3130QM, i7-3135QM, i7-3140QM, i7-3145QM, i7-3150QM, i7-3155QM, i7-3160QM, i7-3165QM, i7-3170QM, i7-3175QM, i7-3180QM, i7-3185QM, i7-3190QM, i7-3195QM, i7-3200QM, i7-3205QM, i7-3210QM, i7-3215QM, i7-3220QM, i7-3225QM, i7-3230QM, i7-3235QM, i7-3240QM, i7-3245QM, i7-3250QM, i7-3255QM, i7-3260QM, i7-3265QM, i7-3270QM, i7-3275QM, i7-3280QM, i7-3285QM, i7-3290QM, i7-3295QM, i7-3300QM, i7-3305QM, i7-3310QM, i7-3315QM, i7-3320QM, i7-3325QM, i7-3330QM, i7-3335QM, i7-3340QM, i7-3345QM, i7-3350QM, i7-3355QM, i7-3360QM, i7-3365QM, i7-3370QM, i7-3375QM, i7-3380QM, i7-3385QM, i7-3390QM, i7-3395QM, i7-3400QM, i7-3405QM, i7-3410QM, i7-3415QM, i7-3420QM, i7-3425QM, i7-3430QM, i7-3435QM, i7-3440QM, i7-3445QM, i7-3450QM, i7-3455QM, i7-3460QM, i7-3465QM, i7-3470QM, i7-3475QM, i7-3480QM, i7-3485QM, i7-3490QM, i7-3495QM, i7-3500QM, i7-3505QM, i7-3510QM, i7-3515QM, i7-3520QM, i7-3525QM, i7-3530QM, i7-3535QM, i7-3540QM, i7-3545QM, i7-3550QM, i7-3555QM, i7-3560QM, i7-3565QM, i7-3570QM, i7-3575QM, i7-3580QM, i7-3585QM, i7-3590QM, i7-3595QM, i7-3600QM, i7-3605QM, i7-3610QM, i7-3615QM, i7-3620QM, i7-3625QM, i7-3630QM, i7-3635QM, i7-3640QM, i7-3645QM, i7-3650QM, i7-3655QM, i7-3660QM, i7-3665QM, i7-3670QM, i7-3675QM, i7-3680QM, i7-3685QM, i7-3690QM, i7-3695QM, i7-3700QM, i7-3705QM, i7-3710QM, i7-3715QM, i7-3720QM, i7-3725QM, i7-3730QM, i7-3735QM, i7-3740QM, i7-3745QM, i7-3750QM, i7-3755QM, i7-3760QM, i7-3765QM, i7-3770QM, i7-3775QM, i7-3780QM, i7-3785QM, i7-3790QM, i7-3795QM, i7-3800QM, i7-3805QM, i7-3810QM, i7-3815QM, i7-3820QM, i7-3825QM, i7-3830QM, i7-3835QM, i7-3840QM, i7-3845QM, i7-3850QM, i7-3855QM, i7-3860QM, i7-3865QM, i7-3870QM, i7-3875QM, i7-3880QM, i7-3885QM, i7-3890QM, i7-3895QM, i7-3900QM, i7-3905QM, i7-3910QM, i7-3915QM, i7-3920QM, i7-3925QM, i7-3930QM, i7-3935QM, i7-3940QM, i7-3945QM, i7-3950QM, i7-3955QM, i7-3960QM, i7-3965QM, i7-3970QM, i7-3975QM, i7-3980QM, i7-3985QM, i7-3990QM, i7-3995QM, i7-4000QM, i7-4005QM, i7-4010QM, i7-4015QM, i7-4020QM, i7-4025QM, i7-4030QM, i7-4035QM, i7-4040QM, i7-4045QM, i7-4050QM, i7-4055QM, i7-4060QM, i7-4065QM, i7-4070QM, i7-4075QM, i7-4080QM, i7-4085QM, i7-4090QM, i7-4095QM, i7-4100QM, i7-4105QM, i7-4110QM, i7-4115QM, i7-4120QM, i7-4125QM, i7-4130QM, i7-4135QM, i7-4140QM, i7-4145QM, i7-4150QM, i7-4155QM, i7-4160QM, i7-4165QM, i7-4170QM, i7-4175QM, i7-4180QM, i7-4185QM, i7-4190QM, i7-4195QM, i7-4200QM, i7-4205QM, i7-4210QM, i7-4215QM, i7-4220QM, i7-4225QM, i7-4230QM, i7-4235QM, i7-4240QM, i7-4245QM, i7-4250QM, i7-4255QM, i7-4260QM, i7-4265QM, i7-4270QM, i7-4275QM, i7-4280QM, i7-4285QM, i7-4290QM, i7-4295QM, i7-4300QM, i7-4305QM, i7-4310QM, i7-4315QM, i7-4320QM, i7-4325QM, i7-4330QM, i7-4335QM, i7-4340QM, i7-4345QM, i7-4350QM, i7-4355QM, i7-4360QM, i7-4365QM, i7-4370QM, i7-4375QM, i7-4380QM, i7-4385QM, i7-4390QM, i7-4395QM, i7-4400QM, i7-4405QM, i7-4410QM, i7-4415QM, i7-4420QM, i7-4425QM, i7-4430QM, i7-4435QM, i7-4440QM, i7-4445QM, i7-4450QM, i7-4455QM, i7-4460QM, i7-4465QM, i7-4470QM, i7-4475QM, i7-4480QM, i7-4485QM, i7-4490QM, i7-4495QM, i7-4500QM, i7-4505QM, i7-4510QM, i7-4515QM, i7-4520QM, i7-4525QM, i7-4530QM, i7-4535QM, i7-4540QM, i7-4545QM, i7-4550QM, i7-4555QM, i7-4560QM, i7-4565QM, i7-4570QM, i7-4575QM, i7-4580QM, i7-4585QM, i7-4590QM, i7-4595QM, i7-4600QM, i7-4605QM, i7-4610QM, i7-4615QM, i7-4620QM, i7-4625QM, i7-4630QM, i7-4635QM, i7-4640QM, i7-4645QM, i7-4650QM, i7-4655QM, i7-4660QM, i7-4665QM, i7-4670QM, i7-4675QM, i7-4680QM, i7-4685QM, i7-4690QM, i7-4695QM, i7-4700QM, i7-4705QM, i7-4710QM, i7-4715QM, i7-4720QM, i7-4725QM, i7-4730QM, i7-4735QM, i7-4740QM, i7-4745QM, i7-4750QM, i7-4755QM, i7-4760QM, i7-4765QM, i7-4770QM, i7-4775QM, i7-4780QM, i7-4785QM, i7-4790QM, i7-4795QM, i7-4800QM, i7-4805QM, i7-4810QM, i7-4815QM, i7-4820QM, i7-4825QM, i7-4830QM, i7-4835QM, i7-4840QM, i7-4845QM, i7-4850QM, i7-4855QM, i7-4860QM, i7-4865QM, i7-4870QM, i7-4875QM, i7-4880QM, i7-4885QM, i7-4890QM, i7-4895QM, i7-4900QM, i7-4905QM, i7-4910QM, i7-4915QM, i7-4920QM, i7-4925QM, i7-4930QM, i7-4935QM, i7-4940QM, i7-4945QM, i7-4950QM, i7-4955QM, i7-4960QM, i7-4965QM, i7-4970QM, i7-4975QM, i7-4980QM, i7-4985QM, i7-4990QM, i7-4995QM, i7-5000QM, i7-5005QM, i7-5010QM, i7-5015QM, i7-5020QM, i7-5025QM, i7-5030QM, i7-5035QM, i7-5040QM, i7-5045QM, i7-5050QM, i7-5055QM, i7-5060QM, i7-5065QM, i7-5070QM, i7-5075QM, i7-5080QM, i7-5085QM, i7-5090QM, i7-5095QM, i7-5100QM, i7-5105QM, i7-5110QM, i7-5115QM, i7-5120QM, i7-5125QM, i7-5130QM, i7-5135QM, i7-5140QM, i7-5145QM, i7-5150QM, i7-5155QM, i7-5160QM, i7-5165QM, i7-5170QM, i7-5175QM, i7-5180QM, i7-5185QM, i7-5190QM, i7-5195QM, i7-5200QM, i7-5205QM, i7-5210QM, i7-5215QM, i7-5220QM, i7-5225QM, i7-5230QM, i7-5235QM, i7-5240QM, i7-5245QM, i7-5250QM, i7-5255QM, i7-5260QM, i7-5265QM, i7-5270QM, i7-5275QM, i7-5280QM, i7-5285QM, i7-5290QM, i7-5295QM, i7-5300QM, i7-5305QM, i7-5310QM, i7-5315QM, i7-5320QM, i7-5325QM, i7-5330QM, i7-5335QM, i7-5340QM, i7-5345QM, i7-5350QM, i7-5355QM, i7-5360QM, i7-5365QM, i7-5370QM, i7-5375QM, i7-5380QM, i7-5385QM, i7-5390QM, i7-5395QM, i7-5400QM, i7-5405QM, i7-5410QM, i7-5415QM, i7-5420QM, i7-5425QM, i7-5430QM, i7-5435QM, i7-5440QM, i7-5445QM, i7-5450QM, i7-5455QM, i7-5460QM, i7-5465QM, i7-5470QM, i7-5475QM, i7-5480QM, i7-5485QM, i7-5490QM, i7-5495QM, i7-5500QM, i7-5505QM, i7-5510QM, i7-5515QM, i7-5520QM, i7-5525QM, i7-5530QM, i7-5535QM, i7-5540QM, i7-5545QM, i7-5550QM, i7-5555QM, i7-5560QM, i7-5565QM, i7-5570QM, i7-5575QM, i7-5580QM, i7-5585QM, i7-5590QM, i7-5595QM, i7-5600QM, i7-5605QM, i7-5610QM, i7-5615QM, i7-5620QM, i7-5625QM, i7-5630QM, i7-5635QM, i7-5640QM, i7-5645QM, i7-5650QM, i7-5655QM, i7-5660QM, i7-5665QM, i7-5670QM, i7-5675QM, i7-5680QM, i7-5685QM, i7-5690QM, i7-5695QM, i7-5700QM, i7-5705QM, i7-5710QM, i7-5715QM, i7-5720QM, i7-5725QM, i7-5730QM, i7-5735QM, i7-5740QM, i7-5745QM, i7-5750QM, i7-5755QM, i7-5760QM, i7-5765QM, i7-5770QM, i7-5775QM, i7-5780QM, i7-5785QM, i7-5790QM, i7-5795QM, i7-5800QM, i7-5805QM, i7-5810QM, i7-5815QM, i7-5820QM, i7-5825QM, i7-5830QM, i7-5835QM, i7-5840QM, i7-5845QM, i7-5850QM, i7-5855QM, i7-5860QM, i7-5865QM, i7-5870QM, i7-5875QM, i7-5880QM, i7-5885QM, i7-5890QM, i7-5895QM, i7-5900QM, i7-5905QM, i7-5910QM, i7-5915QM, i7-5920QM, i7-5925QM, i7-5930QM, i7-5935QM, i7-5940QM, i7-5945QM, i7-5950QM, i7-5955QM, i7-5960QM, i7-5965QM, i7-5970QM, i7-5975QM, i7-5980QM, i7-5985QM, i7-5990QM, i7-5995QM, i7-6000QM, i7-6005QM, i7-6010QM, i7-6015QM, i7-6020QM, i7-6025QM, i7-6030QM, i7-6035QM, i7-6040QM, i7-6045QM, i7-6050QM, i7-6055QM, i7-6060QM, i7-6065QM, i7-6070QM, i7-6075QM, i7-6080QM, i7-6085QM, i7-6090QM, i7-6095QM, i7-6100QM, i7-6105QM, i7-6110QM, i7-6115QM, i7-6120QM, i7-6125QM, i7-6130QM, i7-6135QM, i7-6140QM, i7-6145QM, i7-6150QM, i7-6155QM, i7-6160QM, i7-6165QM, i7-6170QM, i7-6175QM, i7-6180QM, i7-6185QM, i7-6190QM, i7-6195QM, i7-6200QM, i7-6205QM, i7-6210QM, i7-6215QM, i7-6220QM, i7-6225QM, i7-6230QM, i7-6235QM, i7-6240QM, i7-6245QM, i7-6250QM, i7-6255QM, i7-6260QM, i7-6265QM, i7-6270QM, i7-6275QM, i7-6280QM, i7-6285QM, i7-6290QM, i7-6295QM, i7-6300QM, i7-6305QM, i7-6310QM, i7-6315QM, i7-6320QM, i7-6325QM, i7-6330QM, i7-6335QM, i7-6340QM, i7-6345QM, i7-6350QM, i7-6355QM, i7-6360QM, i7-6365QM, i7-6370QM, i7-6375QM, i7-6380QM, i7-6385QM, i7-6390QM, i7-6395QM, i7-6400QM, i7-6405QM, i7-6410QM, i7-6415QM, i7-6420QM, i7-6425QM, i7-6430QM, i7-6435QM, i7-6440QM, i7-6445QM, i7-6450QM, i7-6455QM, i7-6460QM, i7-6465QM, i7-6470QM, i7-6475QM, i7-6480QM, i7-6485QM, i7-6490QM, i7-6495QM, i7-6500QM, i7-6505QM, i7-6510QM, i7-6515QM, i7-6520QM, i7-6525QM, i7-6530QM, i7-6535QM, i7-6540QM, i7-6545QM, i7-6550QM, i7-6555QM, i7-6560QM, i7-6565QM, i7-6570QM, i7-6575QM, i7-6580QM, i7-6585QM, i7-6590QM, i7-6595QM, i7-6600QM, i7-6605QM, i7-6610QM, i7-6615QM, i7-6620QM, i7-6625QM, i7-6630QM, i7-6635QM, i7-6640QM, i7-6645QM, i7-6650QM, i7-6655QM, i7-6660QM, i7-6665QM, i7-6670QM, i7-6675QM, i7-6680QM, i7-6685QM, i7-6690QM, i7-6695QM, i7-6700QM, i7-6705QM, i7-6710QM, i7-6715QM, i7-6720QM, i7-6725QM, i7-6730QM, i7-6735QM, i7-6740QM, i7-6745QM, i7-6750QM, i7-6755QM, i7-6760QM, i7-6765QM, i7-6770QM, i7-6775QM, i7-6780QM, i7-6785QM, i7-6790QM, i7-6795QM, i7-6800QM, i7-6805QM, i7-6810QM, i7-6815QM, i7-6820QM, i7-6825QM, i7-6830QM, i7-6835QM, i7-6840QM, i7-6845QM, i7-6850QM, i7-6855QM, i7-6860QM, i7-6865QM, i7-6870QM, i7-6875QM, i7-6880QM, i7-6885QM, i7-6890QM, i7-6895QM, i7-6900QM, i7-6905QM, i7-6910QM, i7-6915QM, i7-6920QM, i7-6925QM, i7-6930QM, i7-6935QM, i7-6940QM, i7-6945QM, i7-6950QM, i7-6955QM, i7-6960QM, i7-6965QM, i7-6970QM, i7-6975QM, i7-6980QM, i7-6985QM, i7-6990QM, i7-6995QM, i7-7000QM, i7-7005QM, i7-7010QM, i7-7015QM, i7-7020QM, i7-7025QM, i7-7030QM, i7-7035QM, i7-7040QM, i7-7045QM, i7-7050QM, i7-7055QM, i7-7060QM, i7-7065QM, i7-7070QM, i7-7075QM, i7-7080QM, i7-7085QM, i7-7090QM, i7-7095QM, i7-7100QM, i7-7105QM, i7-7110QM, i7-7115QM, i7-7120QM, i7-7125QM, i7-7130QM, i7-7135QM, i7-7140QM, i7-7145QM, i7-7150QM, i7-7155QM, i7-7160QM, i7-7165QM, i7-7170QM, i7-7175QM, i7-7180QM, i7-7185QM, i7-7190QM, i7-7195QM, i7-7200QM, i7-7205QM, i7-7210QM, i7-7215QM, i7-7220QM, i7-7225QM, i7-7230QM, i7-7235QM, i7-7240QM, i7-7245QM, i7-7250QM, i7-7255QM, i7-7260QM, i7-7265QM, i7-7270QM, i7-7275QM, i7-7280QM, i7-7285QM, i7-7290QM, i7-7295QM, i7-7300QM, i7-7305QM, i7-7310QM, i7-7315QM, i7-7320QM, i7-7325QM, i7-7330QM, i7-7335QM, i7-7340QM, i7-7345QM, i7-7350QM, i7-7355QM, i7-7360QM, i7-7365QM, i7-7370QM, i7-7375QM, i7-7380QM, i7-7385QM, i7-7390QM, i7-7395QM, i7-7400QM, i7-7405QM, i7-7410QM, i7-7415QM, i7-7420QM, i7-7425QM, i7-7430QM, i7-7435QM, i7-7440QM, i7-7445QM, i7-7450QM, i7-7455QM, i7-7460QM, i7-7465QM, i7-7470QM, i7-7475QM, i7-7480QM, i7-7485QM, i7-7490QM, i7-7495QM, i7-7500QM, i7-7505QM, i7-7510QM, i7-7515QM, i7-7520QM, i7-7525QM, i7-7530QM, i7-7535QM, i7-7540QM, i7-7545QM, i7-7550QM, i7-7555QM, i7-7560QM, i7-7565QM, i7-7570QM, i7-7575QM, i7-7580QM, i7-7585QM, i7-7590QM, i7-7595QM, i7-7600QM, i7-7605QM, i7-7610QM, i7-7615QM, i7-7620QM, i7-7625QM, i7-7630QM, i7-7635QM, i7-7640QM, i7-7645QM, i7-7650QM, i7-7655QM, i7-7660QM, i7-7665QM, i7-7670QM, i7-7675QM, i7-7680QM, i7-7685QM, i7-7690QM, i7-7695QM, i7-7700QM, i7-7705QM, i7-7710QM, i7-7715QM, i7-7720QM, i7-7725QM, i7-7730QM, i7-7735QM, i7-7740QM, i7-7745QM, i7-7750QM, i7-7755QM, i7-7760QM, i7-7765QM, i7-7770QM, i7-7775QM, i7-7780QM, i7-7785QM, i7-7790QM, i7-7795QM, i7-7800QM, i7-7805QM, i7-7810QM, i7-7815QM, i7-7820QM, i7-7825QM, i7-7830QM, i7-7835QM, i7-7840QM, i7-7845QM, i7-7850QM, i7-7855QM, i7-7860QM, i7-7865QM, i7-7870QM, i7-7875QM, i7-7880QM, i7-7885QM, i7-7890QM, i7-7895QM, i7-7900QM, i7-7905QM, i7-7910QM, i7-7915QM, i7-7920QM, i7-7925QM, i7-7930QM, i7-7935QM, i7-7940QM, i7-7945QM, i7-7950QM, i7-7955QM, i7-7960QM, i7-7965QM, i7-7970QM, i7-7975QM, i7-7980QM, i7-7985QM, i7-7990QM, i7-7995QM, i7-8000QM, i7-8005QM, i7-8010QM, i7-8015QM, i7-8020QM, i7-8025QM, i7-8030QM, i7-8035QM, i7-8040QM, i7-8045QM, i7-8050QM, i7-8055QM, i7-8060QM, i7-8065QM, i7-8070QM, i7-8075QM, i7-8080QM, i7-8085QM, i7-8090QM, i7-8095QM, i7-8100QM, i7-8105QM, i7-8110QM, i7-8115QM, i7-8120QM, i7-8125QM, i7-8130QM, i7-8135QM, i7-8140QM, i7-8145QM, i7-8150QM, i7-8155QM, i7-8160QM, i7-8165QM, i7-8170QM, i7-8175QM, i7-8180QM, i7-8185QM, i7-8190QM, i7-8195QM, i7-8200QM, i7-8205QM, i7-8210QM, i7-8215QM, i7-8220QM, i7-8225QM, i7-8230QM, i7-8235QM, i7-8240QM, i7-8245QM, i7-8250QM, i7-8255QM, i7-8260QM, i7-8265QM, i7-8270QM, i7-8275QM, i7-8280QM, i7-8285QM, i7-8290QM, i7-8295QM, i7-8300QM, i7-8305QM, i7-8310QM, i7-8315QM, i7-8320QM, i7-8325QM, i7-8330QM, i7-8335QM, i7-8340QM, i7-8345QM, i7-8350QM, i7-8355QM, i7-8360QM, i7-8365QM, i7-8370QM, i7-8375QM, i7-8380QM, i7-8385QM, i7-8390QM, i7-8395QM, i7-8400QM, i7-8405QM, i7-8410QM, i7-8415QM, i7-8420QM, i7-8425QM, i7-8430QM, i7-8435QM, i7-8440QM, i7-8445QM, i7-8450QM, i7-8455QM, i7-8460QM, i7-8465QM, i7-8470QM, i7-8475QM, i7-8480QM, i7-8485QM, i7-8490QM, i7-8495QM, i7-8500QM, i7-8505QM, i7-8510QM, i7-8515QM, i7-8520QM, i7-8525QM, i7-8530QM, i7-8535QM, i7-8540QM, i7-8545QM, i7-8550QM, i7-8555QM, i7-8560QM, i7-8565QM, i7-8570QM, i7-8575QM, i7-8580QM, i7-8585QM, i7-

Corporation



Compare Queue (0) [Send Feedback](#) [Click Here to Search Products](#)

[Home](#) [Intel® Processors](#) [Intel® Pentium® Mobile Processor](#) [Intel® Pentium® M Processor 700 Series](#) 738

Intel® Pentium® M Processor LV 738 (2M Cache, 1.40 GHz, 400 MHz FSB)

- SP CIFIC I S
- C MP IBL P C S
- BL C I G MS
- I G / SSP CS / S PPI GS
- II
- [Ordering / Specs / Steppings](#)
- [Retired and discontinued](#)

Ordering and Specification

Intel® Pentium® M Processor LV 738 (2M Cache, 1.40 GHz, 400 MHz FSB) uFCBGA - Free SLI, 90nm

Socket	Step	Step	P	Ordering Code	Spec Code	V	-	CC	CC	S	SH S	CP
H-PBG 47		10		L 80 36LC0172M	SL8		o	3	1.	.2	8473301180-MP	218

Retired and discontinued

Intel® Pentium® M Processor LV 738 (2M Cache, 1.40 GHz, 400 MHz FSB) uFCBGA - Free SLI, 90nm

Socket	Step	Step	P	Ordering Code	Spec Code	V	-	CC	CC	S	SH S	CP
H-PBG 47	C1	10		L 80 36LC0172M	SL 8		o	3	1.	.1	8473301180-MP	/

Intel® Pentium® M Processor LV 738 (2M Cache, 1.40 GHz, 400 MHz FSB) uFCBGA, 90nm

Socket	Step	Step	P	Ordering Code	Spec Code	V	-	CC	CC	S	SH S	CP
H-PBG 47	C1	10		80 36LC0172M	SL		o	3	1.	.1	8473301180-MP	/

announced. Specifications are not set at a final level. Please refer to the Launch date or market availability.

The recommended Customer Price (CP) is pricing guidance for Intel products. Prices are for direct Intel customers and are subject to change without notice. Taxes and shipping, etc. not included. Prices may vary for other packages, quantities, and special promotional arrangements may apply. Listing of these CP does not constitute a formal price offer from Intel. Please work with your appropriate Intel representative to obtain a formal price quotation.

Intel classifications consist of port Control Classification numbers (CC) and Harmonized Schedule (HS) numbers. Any use made of Intel classifications are without recourse to Intel and shall not be construed as a representation or warranty regarding the proper CC or HS. Our company makes the exporter of record, and as such, our company is responsible for determining the correct classification of an item at the time of export.

Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See http://www.intel.com/products/processor_number for details.

Hyper-threading technology (Hyper-threading) requires a computer system with an Intel® processor supporting Hyper-threading and an Hyper-threading enabled chipset, BIOS and operating system. Performance will vary depending on the specific hardware and software use. See www.intel.com/products/technology/perthreading_more.htm or more information including details on which processors support Hyper-threading.

64-bit computing on Intel® architecture requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications enabled for Intel® 64 architecture. Processors will not operate (including 32-bit operation) without an Intel 64 architecture-enabled BIOS. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for more information.

Memory Freeing refers to the memory in the core freeing that can be achieved with Intel® Turbo Boost technology, which requires a PC with a processor with Intel® Turbo Boost technology capability. Intel® Turbo Boost technology performance varies depending on hardware, software, and overall system configuration. Check with your PC manufacturer on whether your system delivers Intel® Turbo Boost technology. See www.intel.com/technology/turbo_boost/ or more information.

Native execute in place Bit functionality requires a PC with a processor with execute in place capability and a supporting operating system. Check with your PC manufacturer on whether your system delivers execute in place Bit functionality.

Intel® Virtualization technology requires a computer system with a processor, chipset, BIOS, virtual machine monitor (VMM) and, for some uses, certain platform software, enabled for it. Functionality, performance or other benefits will vary depending on hardware and software configurations. Intel Virtualization technology-enabled VMM applications are currently in development.

System and Memory P is based on worst case scenarios. Actual Performance may not be all V or chipsets are used.

All information provided is subject to change at any time, without notice. Intel may make changes to manufacturing, specifications, and product descriptions at any time, without notice. The information herein is provided as-is and Intel does not make any representations or warranties whatsoever regarding the accuracy of the information, nor on the product features, availability, functionality, or compatibility of the products listed. Please contact system vendor or more information on specific products or systems.

Lead Halogen applies only to brominated and chlorinated flame retardants (BFR/CFR) and PVC in the final product. Intel components as well as purchased components on the finished assembly meet RoHS-70 requirements, and the PCB/solder meet IEC 6124-2-21 requirements. The replacement of halogenated flame retardants and/or PVC may not be better for the environment.

Some products can support SSE Instructions with a Processor Configuration update, in particular, i7-2630 M/i7-2630 M, i7-2670 M/i7-2670 M, i-2430M/i-2430 M, i-2410M/i-2410 M. Please contact Intel or the BIOS that includes the latest Processor configuration update.

rademarks

Intel
Corporation