

SPOC+ 12V

BTS54040-LBE

SPI Power Controller

Data Sheet

Rev. 1.0, 2013-03-24

Automotive



Revision History							
Page or Item	Page or Item Subjects (major changes since previous revision)						
Rev. 1.0, 2013-	Rev. 1.0, 2013-03-24						
All	Data Sheet released						

Trademarks of Infineon Technologies AG

AURIX[™], BlueMoon[™], C166[™], CanPak[™], CIPOs[™], CIPURSE[™], COMNEON[™], EconoPack[™], CoolMos[™], CoolSet[™], Corecontrol[™], Crossave[™], Dave[™], EasyPim[™], EconoBridge[™], EconoDual[™], EconoPim[™], EiceDriver[™], eupec[™], FCOs[™], Hitfet[™], HybridPack[™], I²rf[™], IsoFace[™], IsoPack[™], MIPaq[™], ModStack[™], my-d[™], NovalithIc[™], Omnitune[™], OptiMos[™], Origa[™], PrimePack[™], PrimeStack[™], Pro-Sil[™], Profet[™], Rasic[™], ReverSave[™], Satric[™], Sipurion[™], Sipurion[™], Sipmos[™], Smartlewis[™], Solid Flash[™], Tempfet[™], thinQ![™], Trenchstop[™], TriCore[™], X-Gold[™], X-PMu[™], XMM[™], XPOSYS[™].

Other Trademarks

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. Mifare™ of NXP. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2010-10-26

Data Sheet 2 Rev. 1.0, 2013-03-24



Table of Contents

Table of Contents

	Table of Contents	3
	List of Figures	5
	List of Tables	6
1	Overview	7
2	Block Diagram	q
- 2.1	Terms	
3	Pin Configuration	
3 .1	Pin Assignment SPOC+ BTS54040-LBE	
3.2	Pin Definitions and Functions	
4	Electrical Characteristics	13
4.1	Absolute Maximum Ratings	
4.2	Thermal Resistance	
5	Power Supply	17
5.1	Power Supply Modes	
5.1.1	Stand-by Mode	
5.1.2	Idle Mode	
5.1.3	Device Wake-up	
5.2 5.2.1	Reset	
5.2.1	Reset Command	
5.2.3	Limp Home Mode	
5.3	Electrical Characteristics	
6	Power Stages	22
6.1	Output ON-State Resistance	
6.2	Input Circuit	
6.3	Input Status Monitor	
6.4	Power Stage Output	
6.4.1 6.4.2	Bulb and LED Mode	
6.4.3	Switching Inductive Loads	
6.4.4	Switching Channels in Parallel	
6.5	External Driver Control	
6.6	Electrical Characteristics	27
7	Protection Functions	31
7.1	Over Load Protection	
7.1.1	Over Temperature Protection	
7.2	Reverse Polarity Protection	
7.3	Over Voltage Protection	
7.4 7.5	Undervoltage Protection	
7.5 7.6	Loss of $V_{\rm s}$	
7.0 7.7	Electrical Characteristics	
8	Diagnosis	
o 8.1	Diagnosis Word at SPI	
8.2	Load Current Sense Diagnosis	

SPOC+ BTS54040-LBE



Table of Contents

11	Package Outlines SPOC+ BTS54040-LBE	60
10	Application Description	58
9.8	SPI Registers Overview	57
9.7.6	Diagnosis Control Register	
9.7.5	Hardware Configuration Register	
9.7.4	Gate Back Regulation Register	
9.7.3	LED Mode Configuration Register	
9.7.2	Swap Configuration Register	
9.7.1	Output Configuration Register	
9.0.2 9.7	SPI Configuration Registers	
9.6.1 9.6.2	Errors Diagnosis	
9.6 9.6.1	SPI Diagnosis Registers	
9.5 9.6	SPI Diagnosis Registers	
9.4	Electrical Characteristics	
9.3	Timing Diagrams	
9.2	Daisy Chain Capability	
9.1	SPI Signal Description	
9	Serial Peripheral Interface (SPI)	
8.5	Electrical Characteristics	41
8.4	Gate Back Regulation	
8.3	Switch Bypass Monitor Diagnosis	40
8.2.2	Current Sense Multiplexer	
8.2.1	Current Sense Signal	38



List of Figures

List of Figures

Figure 2-1	Block Diagram SPOC+ BTS54040-LBE	. 9
Figure 2-2	Voltage and Current Definition	10
Figure 3-1	Pin Configuration TSON-24-3	11
Figure 5-1	Limp Home Activation as function of $V_{\rm S}$	19
Figure 6-1	Typical On-State Resistance as function of T_i (all channels)	22
Figure 6-2	Typical On-State Resistance as function of $\dot{V_{\rm S}}$ (all channels)	23
Figure 6-3	Input Switch Matrix	24
Figure 6-4	Power Stage Output	25
Figure 6-5	Switching a Load (resistive)	25
Figure 7-1	Current Limitation Channels 1, 2, 3, 4 (typical values)	31
Figure 7-2	Dynamic Temperature Sensor Operations - Short Circuit	32
Figure 7-3	Dynamic Temperature Sensor Operations - Overload Condition	33
Figure 7-4	Undervoltage Behavior	34
Figure 8-1	Block Diagram: Diagnosis	36
Figure 8-2	Current Sense Ratio k_{ILIS} Channel 1, 2, 3, 4 (Bulb mode)	38
Figure 8-3	Current Sense Ratio $k_{\rm ILIS}$ Channel 1, 2, 3, 4 (LED mode)	39
Figure 8-4	Current Sense Signal Timings	
Figure 8-5	Current Sense Multiplexer Timings	40
Figure 9-1	Serial Peripheral Interface	44
Figure 9-2	Combinatorial Logic for TER Flag	
Figure 9-3	Daisy Chain Configuration	45
Figure 9-4	Data Transfer in Daisy Chain Configuration	46
Figure 9-5	Timing Diagram SPI Access	46
Figure 9-6	Relationship between SI and SO during SPI communication	
Figure 9-7	Register content sent back to μC	49
Figure 9-8	BTS54040-LBE response after a error in transmission	49
Figure 9-9	BTS54040-LBE response after coming out of Power-On reset at V_{DD}	50
-	Application Circuit Example	
Figure 11-1	TSON-24-3 Package drawing	60
Figure 11-2	TSON-24-3 Package pads and stencil	61

SPOC+ BTS54040-LBE



List of Tables

List of Tables

Table 1-1	Product Summary	. 7
Table 4-1	Absolute Maximum Ratings	13
Table 4-2	Thermal Resistance	16
Table 5-1	Electrical Characteristics Power Supply	20
Table 6-1	Electrical Characteristics Power Stages	27
Table 7-1	Electrical Characteristics Protection Functions	35
Table 8-1	Operation Modes	37
Table 8-2	Electrical Characteristics Diagnosis	41
Table 9-1	Electrical Characteristics Serial Peripheral Interface (SPI)	47
Table 9-2	SPI Command summary	50
Table 10-1	Suggested Component values	59



SPOC+ BTS54040-LBE






1 Overview

Features

- 8 bit serial peripheral interface (daisy chain capable SPI) for control and diagnosis
- CMOS compatible parallel input pins for two channels
- Selectable AND- / OR-combination for parallel inputs (PWM control)
- Load type configuration via SPI (bulbs or LEDs) for optimized load control
- · Integrated control for one external smart power switch
- Very low stand-by current
- · Device ground independent from load ground
- Green Product (RoHS-Compliant)
- AEC Qualified



TSON-24-3

Package	Marking
TSON-24-3	BTS54040-LBE

Description

The SPOC+ BTS54040-LBE is a four channel high-side smart power switch in TSON-24-3 package providing embedded protective functions. It is specially designed to control standard exterior lighting in automotive applications. In order to use the same hardware, the device can be configured to bulb or LED mode. As a result, both load types are optimized in terms of switching and diagnosis behavior.

It is designed to drive exterior lamps up to 27 W or the equivalent LED light.

Table 1-1 Product Summary

Operating Voltage Power Switch	V_{S}	5.5 28 V
Logic Supply Voltage	V_{DD}	3.8 5.5 V
Over Voltage Protection	$V_{S(AZ,min)}$	42 V
Maximum Stand-By Current at 25 °C	$I_{S(OFF)}$	3 μΑ
Maximum ON State Resistance at $T_{\rm j}$ = 150 °C Channel 1, 2, 3, 4	$R_{\mathrm{DS}(\mathrm{ON},\mathrm{max})}$	78 mΩ
SPI Access Frequency	$f_{ m SCLK(max)}$	2.5 MHz

Configuration and status diagnosis are done via SPI. An 8 bit serial peripheral interface (SPI) is used. The SPI is daisy chain capable.



Overview

The device provides a current sense signal per channel that is multiplexed to the diagnosis pin IS. It can be enabled and disabled via SPI commands. An over temperature flag per output is provided in the SPI diagnosis word. A multiplexed switch bypass monitor provides short-circuit to $V_{\rm S}$ diagnosis.

All four channels can be configured to bulb or LED mode for maximum flexibility.

The SPOC+ BTS54040-LBE provides a fail-safe feature via a Limp Home Input (LHI) pin and direct INput pins.

The power transistors are built by N-channel vertical power MOSFETs with charge pumps. The device is monolithically integrated in SMART technology.

Applications

- High-side power switch for 12 V in automotive or industrial applications such as lighting, heating, motor driving, energy and power distribution
- Especially designed for standard exterior lighting like position light, tail light, brake light, parking light, license
 plate light, indicators and equivalent in the LED technology
- · Replaces electromechanical relays, fuses and discrete circuits

Protective Functions

- Reverse battery protection with external components
- Short circuit to ground protection
- Stable behavior at under voltage
- Current limitation
- Absolute and and dynamic temperature sensor
- Thermal shutdown with latch after a limited amount of retries
- · Overvoltage protection
- · Loss of ground protection
- Electrostatic discharge protection (ESD)

Diagnostic Functions

- Multiplexed proportional load current sense signal (IS)
- Enable function for current sense signal configurable via SPI
- High accuracy of current sense signal at wide load current range
- Current sense ratio (k_{ILIS}) configurable for LEDs or bulbs
- · Very fast diagnosis in LED mode
- Feedback on over temperature via SPI
- Short circuit to V_S detection
- Monitoring of Input pins status

Application Specific Functions

- Fail-safe activation via LHI pin and control via input pins
- Enhanced electromagnetic compatibility (EMC) for bulbs as well as LEDs
- LED mode selection available
- SPI with daisy chain capability
- Switch bypass monitoring for detecting short circuit to $V_{
 m S}$



Block Diagram

2 Block Diagram




Figure 2-1 Block Diagram SPOC+ BTS54040-LBE



Block Diagram

2.1 Terms

Figure 2-2 shows all terms used in this data sheet, with associated convention for positive values.




Figure 2-2 Voltage and Current Definition

In all tables of electrical characteristics, symbols related to channels without channel number are valid for each channel separately (e.g. $V_{\rm DS}$ specification is valid for $V_{\rm DS1}$... $V_{\rm DS4}$).

All SPI register bits are marked as follows: ADDR.PARAMETER (e.g. HWCR.STB) with the exception of the bits in the Diagnosis frames which are marked only with PARAMETER (e.g. VSMON).



Pin Configuration

3 Pin Configuration

3.1 Pin Assignment SPOC+ BTS54040-LBE




Figure 3-1 Pin Configuration TSON-24-3



Pin Configuration

3.2 Pin Definitions and Functions

Pin	Symbol	I/O	Function
Power Supply	Pins	II.	
25	VS	_	Positive power supply for high-side power switch
1	GND	_	Ground connection
2	VDD	_	Logic supply (5 V)
SPI & Diagnosi	is Pins	·	
3	SO	0	Serial output of SPI interface
4	SI	I	Serial input of SPI interface ("high" active)
5	SCLK	I	Serial clock of SPI interface ("high" active)
6	CS	I	Chip select of SPI interface ("low" active); Integrated pull up do VDD
12	IS	0	Current sense output signal
Limp Home Inp	out Pin (integrated	pull-do	own, leave unused Limp Home Input pin unconnected)
7	LHI	I	Limp home activation signal ("high" active)
Parallel Input P	Pins (integrated pul	l-dowr	i, leave unused pins unconnected)
8	IN1	I	Input signal of channel 1 ("high" active)
9	IN2	I	Input signal of channel 2 ("high" active)
External Driver	Pins (leave unuse	d exte	rnal driver pins unconnected)
10	EDD	0	External driver diagnosis enable signal for external driver
11	EDO	0	External driver output for activation for external driver
Power Output I	Pins	•	
21, 22 ¹⁾	OUT1	0	Protected high-side power output of channel 1
19, 20 ¹⁾	OUT2	0	Protected high-side power output of channel 2
17, 18 ¹⁾	OUT3	0	Protected high-side power output of channel 3
15, 16 ¹⁾	OUT4	0	Protected high-side power output of channel 4
Not connected	Pins	L	
13, 14	n.c.*	_	Not connected, internally not bonded, shorted together
23, 24	n.c.*	_	Not connected, internally not bonded, shorted together

¹⁾ All outputs pins of each channel must be connected together on the PCB. All pins of an output are internally connected together. PCB traces have to be designed to withstand the maximum current which can flow.



4 Electrical Characteristics

4.1 Absolute Maximum Ratings

 $T_{\rm i}$ = -40 to +150 °C; all voltages with respect to ground

Typical resistive loads connected to the outputs (unless otherwise specified):

Channel 1, 2, 3, 4: R_L = 6.8 Ω (33 Ω when **LGCR.LED**n = 1)

Table 4-1 Absolute Maximum Ratings 1)

Parameter	Symbol	Values			Unit	Note /	Number
		Min. Typ.		Max.		Test Condition	
Supply Voltage	·			·			
Power supply voltage	V_{S}	-0.3		28	V	_	P_4.1.1
Logic supply voltage	V_{DD}	-0.3		5.5	V	_	P_4.1.2
Reverse polarity voltage	-V _{S(rev)}	-		16	V	T_{jStart} = 25 °C $t \le 2$ min. See Chapter 10 for setup	P_4.1.3
Supply voltage for short circuit protection (single pulse)	V _{S(SC)}	0		24	V	$R_{\text{ECU}} = 20 \text{ m}\Omega$ l = 0 or 5 m $R_{\text{Cable}} = 16 \text{ m}\Omega/\text{m}$ $L_{\text{Cable}} = 1 \mu\text{H/m}$	P_4.1.4
Permanent short circuit Number channel activations All channels	n_{RSC1}	-		100	k	$V_{\rm DD}$ = 5 V $t_{\rm ON}$ = 300ms	P_4.1.6
Voltage at power transistor	V_{DS}	_		42	V	_	P_4.1.8
Supply voltage for load dump protection	$V_{\mathrm{S(LD)}}$	_		42	V	$R_1 = 2 \Omega$ t = 400 ms	P_4.1.9
Current through ground pin	I_{GND}	-100		25	mA	<i>t</i> ≤ 2 min.	P_4.1.10
Current through VDD pin	I_{DD}	-25		12	mA	<i>t</i> ≤ 2 min.	P_4.1.11
Power Stages		"			U		1
Load current	$ I_{L} $	_		$I_{L(LIM)}$	Α	5)	P_4.1.12
Maximum energy dissipation single pulse - $I_{\rm L(nom)}$ Channel 1, 2, 3, 4	E _{AS}	_		45	mJ	6) $T_{j(0)} = 150 \text{ °C}$ $I_{L(0)} = I_{L(nom)} = P_{6.6.17}$	P_4.1.15
Diagnosis Pin		•	•		•		
Voltage at sense pin IS	V_{IS}	-0.3		V_{S}	V	_	P_4.1.24
Current through sense pin IS	I_{IS}	-10		40	mA	<i>t</i> ≤ 2 min.	P_4.1.25
Input Pins	•		·	·			



Table 4-1 Absolute Maximum Ratings (cont'd)¹⁾

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Voltage at input pins	V_{IN}	-0.3		6.0	V	_	P_4.1.26
Current through input pins	I_{IN}	-0.75		0.75	mA	_	P_4.1.27
Current through input pins	I_{IN}	-2.0		2.0	mA	<i>t</i> ≤ 2 min.	P_4.1.28
SPI Pins							1
Voltage at chip select pin	V_{CS}	-0.3		6.0	V	_	P_4.1.29
Current through chip select pin	I_{CS}	-0.75		0.75	mA	_	P_4.1.30
Current through chip select pin	I_{CS}	-2.0		2.0	mA	<i>t</i> ≤ 2 min.	P_4.1.31
Voltage at serial input pin	V_{SI}	-0.3		6.0	V	_	P_4.1.32
Current through serial input pin	I_{SI}	-0.75		0.75	mA	_	P_4.1.33
Current through serial input pin	I_{SI}	-2.0		2.0	mA	<i>t</i> ≤ 2 min.	P_4.1.34
Voltage at serial clock pin	V_{SCLK}	-0.3		6.0	V	_	P_4.1.35
Current through serial clock pin	I_{SCLK}	-0.75		0.75	mA	_	P_4.1.36
Current through serial clock pin	I_{SCLK}	-2.0		2.0	mA	<i>t</i> ≤ 2 min.	P_4.1.37
Current through serial output pin SO	I_{SO}	-0.75		0.75	mA	_	P_4.1.38
Current through serial output pin SO	I_{SO}	-2.0		2.0	mA	<i>t</i> ≤ 2 min.	P_4.1.39
Limp Home Input Pin	ll.		<u> </u>			-	"
Voltage at Limp Home Input pin	V_{LHI}	-0.3		6.0	V	_	P_4.1.40
Current through Limp Home Input pin	I_{LHI}	-0.75		0.75	mA	_	P_4.1.41
Current through Limp Home Input pin	I_{LHI}	-2.0		2.0	mA	<i>t</i> ≤ 2 min.	P_4.1.42
External Driver Pins			•		•		<u> </u>
Voltage at external driver output	V_{EDO}	-0.3		6.0	V	_	P_4.1.43
Current through external driver output	I_{EDO}	-1.0		1.0	mA	<i>t</i> ≤ 2 min.	P_4.1.44
Temperatures	I			<u> </u>		1	
Junction temperature	$T_{\rm j}$	-40		150	°C	_	P_4.1.45
Dynamic temperature increase while switching	$\Delta T_{\rm j}$	_		60	K	_	P_4.1.46
Storage temperature	T_{stg}	-55		150	°C	_	P_4.1.47
ESD Susceptibility		· ·	+	-	+	+	*
ESD susceptibility HBM OUT pins vs. VS	V_{ESD}	-4		4	kV	7) HBM	P_4.1.48
ESD susceptibility HBM all pins vs. VDD	V_{ESD}	-1.5		1.5	kV	7) HBM	P_4.1.54
ESD susceptibility HBM other pins vs. GND incl. OUT pins vs. GND	V_{ESD}	-2		2	kV	7) HBM	P_4.1.49



Table 4-1 Absolute Maximum Ratings (cont'd)¹⁾

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
ESD Resistivity to GND	V_{ESD}				V	8)	P 4.1.51
•	LOD	-500		500		CDM	_
ESD Resistivity Pin 1, 12, 13, 24	V _{ESD1, 12,}				V	8)	P 4.1.52
(corner pins) to GND	13, 24	-750		750		CDM	

- 1) Not subject to production test, specified by design.
- 2) Device is mounted on an FR4 2s2p board according to Jedec JESD51-2,-5,-7 at natural convection; The product (chip and package) was simulated on a 76.4 * 114.3 * 1.5 mm board with 2 inner copper layers (2 * 70 μm Cu, 2 * 35 μm Cu). Where applicable, a thermal via array under the package contacted the first inner copper layer.
- 3) EOL tests according to AECQ100-012. Threshold limit for short circuit failures: 100 ppm. Please refer to the legal disclaimer for short-circuit capability at the end of this document.
- 4) R_1 is the internal resistance of the load dump pulse generator.
- 5) Current limitation is a protection feature. Protection features are not designed for continuous repetitive operation.
- 6) Pulse shape represents inductive switch off: $I_{D(t)} = I_{D}(0) \times (1 t / t_{pulse})$; $0 < t < t_{pulse}$
- 7) ESD resistivity, HBM according to ANSI/ESDA/JEDEC JS-001-2010
- 8) ESD susceptibility, Charged Device Model "CDM" EIA/JESD22-C101 or ESDA STM5.3.1

Notes

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.

Data Sheet 15 Rev. 1.0, 2013-03-24



4.2 Thermal Resistance

Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Table 4-2 Thermal Resistance

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
Junction to Soldering Point	R_{thJSP}	_	2	_	K/W	$T_{\rm j(0)}$ = 105 °C measured to pin 25	P_4.2.1
Junction to Ambient	R_{thJA}	_	21	_	K/W	$T_{\rm j(0)} = 105 ^{\circ}{\rm C}$	P_4.2.2

¹⁾ Not subject to production test, specified by design.

Data Sheet 16 Rev. 1.0, 2013-03-24

²⁾ Specified R_{thJA} values is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (chip and package) was simulated on a 76.4 * 114.3 * 1.5 mm board with 2 inner copper layers (2 * 70 μ m Cu, 2 * 35 μ m Cu). Where applicable, a thermal via array under the package contacted the first inner copper layer.



5 Power Supply

The SPOC+ BTS54040-LBE is supplied by two voltage sources: $V_{\rm S}$ and $V_{\rm DD}$. The $V_{\rm S}$ supply line is used by the power switches. The $V_{\rm DD}$ supply line is used by the SPI related circuitry and for driving the SO line. A capacitor between pins $V_{\rm DD}$ and GND is recommended as shown in **Chapter 10**.

There is a power-on reset function implemented for the $V_{\rm DD}$ logic power supply which affect SPI registers status (see P_5.3.17), and a undervoltage shutdown for $V_{\rm S}$ influencing the status of the outputs (see P_5.3.2 and Chapter 7.4 for further details). After start-up of the logic power supply, all SPI registers are reset to their default values. The SPI interface including daisy chain function is active as soon as $V_{\rm DD}$ is provided in the specified range independent of $V_{\rm S}$. The first SPI transmission after a reset contains at pin SO the Standard Diagnosis information, with the transmission error bit **TER** set.

5.1 Power Supply Modes

The following table shows all possible power supply modes for $V_{\rm S.}$ $V_{\rm DD}$ and the pin LHI.

Power Supply Modes	Off	Off	SPI on	Reset	Off	Limp Home Mode without SPI	Normal operation	Limp Home Mode with SPI ¹⁾
$\overline{V_{\mathtt{S}}}$	0 V	0 V	0 V	0 V	13.5 V	13.5 V	13.5 V	13.5 V
$\overline{V_{DD}}$	0 V	0 V	5 V	5 V	0 V	0 V	5 V	5 V
LHI	0 V	5 V	0 V	5 V	0 V	5 V	0 V	5 V
Power stage, protection	-	_	_	_	_	√ ²⁾	✓	✓ ³⁾
Limp Home	-	_	_	_	_	✓	_	1
SPI (logic)	_	_	1	Reset	Reset	Reset	✓	Reset
Stand-by current	-	_	_	_	1	_	√ ⁴⁾	_
Idle current	_	_	_	_	_	_	√ ⁵⁾	_
Diagnosis	_	_	_	_	_	_	✓	✓ ⁶⁾

¹⁾ SPI read only.

- 2) Protection with unlimited reactivation and without latch off.
- 3) Protection with limited reactivation and latch off.
- 4) When $DCR.MUX = 111_R$
- 5) When all channels are in OFF-state and DCR.MUX ≠ 111_B.
- 6) Current sense disabled in Limp Home Mode.

5.1.1 Stand-by Mode

Stand-by mode is entered as soon as the current sense multiplexer (**DCR.MUX**) is in default (stand-by) position¹⁾. As soon as stand-by mode is entered, register **STB** is set. All channels are deactivated in stand-by mode. Refer to the **Chapter 5.2.3** for further information.

5.1.2 Idle Mode

Idle mode parameters are valid, when all channels are switched off, but the current sense multiplexer is not in default position, and $V_{\rm DD}$ supply is available.

¹⁾ Not affected by the inputs state



5.1.3 Device Wake-up

To wake-up the device, the current sense multiplexer (**DCR.MUX**) is programmed to a value different from default position (stand-by).

Limp Home Input (LHI = "high") will wake-up the device and is working without $V_{\rm DD}$ supply. As a result, channels can be activated via the dedicated input pins.

5.2 Reset

There are several reset triggers implemented in the device. They reset the SPI registers and errors flags to their default values.

The first SPI transmission after any kind of reset contains at pin SO the Standard Diagnosis information, the transmission error bit **TER** is set.

5.2.1 Power-On Reset

The power-on reset is released, when $V_{\rm DD}$ voltage level is higher than $V_{\rm DD(min)}$. The SPI interface can be accessed after wake up time $t_{\rm WU(PO)}$.

5.2.2 Reset Command

There is a reset command available to reset all register bits of the register bank and the diagnosis registers. As soon as **HWCR.RST** bit is set to 1, a reset is triggered equivalent to power-on reset. The SPI interface can be accessed after transfer delay time $t_{CS(td)}$ plus reset command delay time $t_{d(RST)}$.

5.2.3 Limp Home Mode

The Limp Home Mode will be activated as soon as the pin LHI is set to "high" for a time longer than $t_{\rm LHI(ac)}$. In Limp Home Mode, the SPI write-registers are reset. To prevent unexpected SPI reset by a non consistent signal at LHI pin, $V_{\rm S}$ monitoring is implemented.

The monitoring allows in Limp Home Mode, to reset the SPI write-registers, if LHI is set to "high" for longer than $t_{\text{LHI(ac)}}$ and $V_{\text{S}} > V_{\text{SMON}}$ (P_5.3.12). Otherwise any glitch on LHI is filtered and has no effect on the SPI.

After an SPI reset, Output OUTn will follow the input INn configuration only for the channels where an direct INput pin is present. All other channels will be switched OFF. For application example refer to **Chapter 10**. The SPI interface is operating normally, so the Limp Home register bit LHI as well as the error flags can be read, but any write command will be ignored.

For the protection functions in Limp Home Mode, refer to Chapter 7.1.1.

Data Sheet 18 Rev. 1.0, 2013-03-24






Figure 5-1 Limp Home Activation as function of $V_{\rm S}$



5.3 **Electrical Characteristics**

Unless otherwise specified: $V_{\rm S}$ = 7 V to 18 V, $V_{\rm DD}$ = 3.8 V to 5.5 V, $T_{\rm j}$ = -40 °C to +150 °C Typical values: $V_{\rm S}$ = 13.5 V, $V_{\rm DD}$ = 4.3 V, $T_{\rm j}$ = 25 °C

Typical resistive loads connected to the outputs (unless otherwise specified):

Channel 1, 2, 3, 4: R_L = 6.8 Ω (33 Ω when LGCR.LEDn = 1)

Table 5-1 Electrical Characteristics Power Supply

Parameter	Symbol		Value	s	Unit	Note / Test Condition	Number
		Min.	Тур.	Max.			
VS pin							
Operating voltage power switch	$V_{\mathrm{S(OP)}}$	5.5	_	28 ¹⁾	٧	$V_{\rm DS}$ < 0.5 V	P_5.3.1
Undervoltage shutdown	$V_{\mathrm{S(UV)}}$	_	_	4.5	V	OUTn = ON From $V_{\rm DS}$ < 1 V to $I_{\rm Ln}$ = 0 A (see Figure 7-4)	P_5.3.2
Undervoltage shutdown Hysteresis	$V_{\mathrm{S(HYS)}}$	_	350	_	mV	1)	P_5.3.3
Stand-by current for whole device with loads	$I_{\text{VS(STB)}}$	_	0.1	3	μА	$V_{DD} = 0 \text{ V}$ $V_{LHI} = 0 \text{ V}$ $V_{j} = 25 \text{ °C}$	P_5.3.7
Stand-by current for whole device with loads	$I_{\text{VS(STB)}}$	_	0.1	3	μА	$V_{DD} = 0 \text{ V}$ $V_{LHI} = 0 \text{ V}$ $V_{j} \leq 85 \text{ °C}$	P_5.3.8
Stand-by current for whole device with loads	$I_{VS(STB)}$	-	4	58	μΑ	$V_{\rm DD}$ = 0 V $V_{\rm LHI}$ = 0 V $T_{\rm j}$ = 150 °C	P_5.3.26
Idle current for whole device with loads, all channels off.	$I_{\rm VS(idle)}$	_	2.5	8	mA	$V_{\rm DD}$ = 5 V DCR.MUX = 110 _B	P_5.3.10
Operating current for whole device	I_{GND}	_	7	25	mA	$f_{\rm SCLK}$ = 0 MHz	P_5.3.27
$V_{\rm S}$ threshold for Limp Home validation	$V_{\sf SMON}$	0.6	1.2	1.8	V	VSMON = 1	P_5.3.12
VDD pin							
Logic supply voltage	V_{DD}	3.8	_	5.5 ¹⁾	V	$f_{\rm SCLK}$ = 2 MHz	P_5.3.13
Logic supply current Normal operation	I_{DD}	_	125	270	μΑ	$\begin{split} f_{\rm SCLK} &= 0 \text{ MHz} \\ V_{\rm CS} &= V_{\rm DD} = 5 \text{ V} \\ \mathbf{DCR.MUX} \neq 111_{\rm B} \end{split}$	P_5.3.14
Logic Stand-by current	$I_{\rm DD(STB)}$	_	40	90	μΑ	$\begin{split} f_{\rm SCLK} &= 0 \text{ MHz} \\ V_{\rm CS} &= V_{\rm DD} = 5 \text{ V} \\ \text{DCR.MUX} &= 111_{\rm B} \end{split}$	P_5.3.16



Table 5-1 Electrical Characteristics Power Supply (cont'd)

Parameter	Symbol	ol Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Power-On reset threshold voltage	$V_{\rm DD(PO)}$	2.0	2.8	3.8	V	SI = 0 V SCLK = 0 V CS = 0 V SO from 0 to Z	P_5.3.17
LHI Input Characteristics							
L-input level at pin LHI	$V_{LHI(L)}$	-0.3	_	1.0	V	LHI = 1 (see Chapter 9.6.1)	P_5.3.18
H-input level at pin LHI	$V_{\mathrm{LHI(H)}}$	2.6	_	6.0	V	_	P_5.3.19
L-input current through pin LHI	$I_{LHI(L)}$	3	27	75	μA	V _{LHI} = 1.0 V	P_5.3.20
H-input current through pin LHI	$I_{LHI(H)}$	7	30	75	μΑ	V _{LHI} = 2.6 V	P_5.3.21
Timings			•	•			•
Power-On wake up time	t _{WU(PO)}	_	200	_	μs	1)	P_5.3.22
Limp Home acknowledgement time	t _{LHI(ac)}	5	-	200	μs	V _{DD} = 5 V polling of Standard Diagnosis (see Chapter 9.6.1) until LHI = STB = 1	P_5.3.23
Reset command delay time	$t_{\sf d(RST)}$	_	_	100	μs	1)	P_5.3.25

¹⁾ Not subject to production test, specified by design.

Note: Characteristics show the deviation of parameter at the given supply voltage and junction temperature. Typical values show the typical parameters expected from manufacturing at $V_{\rm S}$ = 13.5 V, $V_{\rm DD}$ = 4.3 V and $T_{\rm i}$ = 25 °C



6 Power Stages

The high-side power stages are built by N-channel vertical power MOSFETs with charge pumps. There are four channels implemented in the device. Each channel can be switched on via SPI register OUT or via an input pin, when available. All channels provide a load type configuration for bulbs or LEDs in register LGCR (see Chapter 9.7.3). The load type configuration can be changed in ON- as well as in OFF-state.

6.1 Output ON-State Resistance

The ON-state resistance $R_{\rm DS(ON)}$ depends on the supply voltage $V_{\rm S}$ as well as on the junction temperature $T_{\rm j}$. Figure 6-1 and Figure 6-2 show those dependencies. The behavior in reverse polarity mode is described in Chapter 7.




Figure 6-1 Typical On-State Resistance as function of T_i (all channels)






Figure 6-2 Typical On-State Resistance as function of V_{S} (all channels)



6.2 Input Circuit

There are two ways of using the input pins in combination with the OUT register by programming bit **HWCR.COL** in register HWCR (see Chapter 9.7.5).

- **HWCR.COL** = 0: A channel is switched ON either by the according OUT register bit or by the input pin.
- HWCR.COL = 1: A channel is switched ON by the according OUT register bit only, when the input pin is "high".
 In this configuration, a PWM signal can be applied to the input pin and the channel is activated by the SPI register OUT (see Chapter 9.7.1).

The default state (HWCR.COL = 0) is the OR-combination of the input signal and the SPI-bit. In Limp Home Mode (LHI pin set to "high") the combinatorial logic is switched to OR-mode to enable a channel activation via the input pins only.

Figure 6-3 shows the complete input switch matrix.

The zener diode protects the input circuit against ESD pulses. The current sink to ground ensures that the input signal is low in case of an open input pin.

6.3 Input Status Monitor

The level of the input stage can be monitored via the input status monitor. The input status is indicated in the OUT register for the available input pin. After setting the bit **SWCR.SWR**, the readout the output register OUT shows the state of the input pins.

The input status monitor is operational only when SPOC+ BTS54040-LBE is not in stand-by operation. During stand-by operation this function is not supported.




Figure 6-3 Input Switch Matrix

Data Sheet 24 Rev. 1.0, 2013-03-24



6.4 Power Stage Output

The power stages are built to be used in high side configuration (Figure 6-4).

The power DMOS switches with a dedicated slope, which is optimized in terms of EMC emission. Defined slew rates allow lowest EMC emissions during PWM operation at low switching losses.




Figure 6-4 Power Stage Output

6.4.1 Bulb and LED Mode

All four channels can be configured in bulb and LED mode via the SPI initialization registers LGCR when SWCR. SWR = 0. The default state is LGCR. LEDn = 0. During LED mode the following parameters are changed for an optimized functionality with LED loads: ON-state resistance $R_{\rm DS(ON)}$, switching timings ($t_{\rm delay(ON)}$, $t_{\rm delay(OFF)}$, $t_{\rm ON}$, $t_{\rm OFF}$), slew rates d $V/{\rm d}t_{\rm ON}$ and d $V/{\rm d}t_{\rm OFF}$, load current protections $I_{\rm L(LIM)}$ and current sense ratio $k_{\rm ILIS}$.

6.4.2 Switching Resistive Loads

When switching resistive loads the following switching times and slew rates can be considered.




Figure 6-5 Switching a Load (resistive)



6.4.3 Switching Inductive Loads

When switching off inductive loads with high-side switches, the voltage $V_{\rm OUT}$ drops below ground potential, because the inductance intends to continue driving the current. To prevent the destruction of the device due to overvoltage, there is a voltage clamp mechanism implemented which limits that negative output voltage to a certain level ($V_{\rm DS(CL)}$ (Chapter 6.6)). See Figure 6-4 for details.Please refer also to Chapter 7.3. The maximum allowed load inductance is limited.

6.4.4 Switching Channels in Parallel

In case of appearance of a short circuit with channels in parallel driving a single load, SPOC+ BTS54040-LBE output stages are not synchronized in the restart event. When all channels connected to the same load are in temperature limitation, the channel which has cooled down the fastest doesn't wait for the other ones to be cooled down as well to restart. Thus, it is not recommended to use the device with channels in parallel.

6.5 External Driver Control

One external smart power driver can be driven by the SPOC+ BTS54040-LBE via the external driver control block. There are two control outputs available: one output for controlling the input (EDO) and one output for diagnosis enable input (EDD). The current sense output of the external smart power driver can be connected to the IS pin. For details please refer to **Chapter 10**.

The external driver output signals can be used only with applied $V_{\rm DD}$ voltage. The output is internally pulled down. The external driver can be activated via SPI bit **OUT.OUT**5.

Note: The usable duty cycle range and diagnostic timings depend on the external driver's characteristics.

Data Sheet 26 Rev. 1.0, 2013-03-24



6.6 **Electrical Characteristics**

Unless otherwise specified: $V_{\rm S}$ = 7 V to 18 V, $V_{\rm DD}$ = 3.8 V to 5.5 V, $T_{\rm j}$ = -40 °C to +150 °C Typical values: $V_{\rm S}$ = 13.5 V, $V_{\rm DD}$ = 4.3 V, $T_{\rm j}$ = 25 °C

Typical resistive loads connected to the outputs (unless otherwise specified):

Channel 1, 2, 3, 4: R_L = 6.8 Ω (33 Ω when **LGCR.LED**n = 1)

Table 6-1 Electrical Characteristics Power Stages

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
		Min.	Min. Typ. Max.				
Output Characteristics							
On-State resistance Channel 1, 2, 3, 4	R _{DS(ON)}	_	39	_	mΩ	1) $V_{\rm S}$ = 9 V to 18 V $I_{\rm L}$ = 2.6 A $T_{\rm j}$ = 25 °C LGCR.LED n = 0	P_6.6.9
On-State resistance Channel 1, 2, 3, 4	$R_{DS(ON)}$	_	_	78	mΩ	$V_{\rm S}$ = 9 V to 18 V $I_{\rm L}$ = 2.6 A $T_{\rm j}$ = 150 °C LGCR. LEDn = 0	P_6.6.10
On-State resistance Channel 1, 2, 3, 4	R _{DS(ON)}	_	137	_	mΩ	1) $V_{\rm S}$ = 9 V to 18 V $I_{\rm L}$ = 0.6 A $T_{\rm j}$ = 25 °C LGCR.LEDn = 1	P_6.6.11
On-State resistance Channel 1, 2, 3, 4	$R_{\mathrm{DS(ON)}}$	_	_	275	mΩ	$V_{\rm S}$ = 9 V to 18 V $I_{\rm L}$ = 0.6 A $T_{\rm j}$ = 150 °C LGCR. LEDn = 1	P_6.6.12
Nominal load current Channel 1, 2, 3, 4 (all channels active)	$I_{L(nom)}$	_	2	_	A	$T_{\rm A}$ = 85 °C $T_{\rm j}$ < 150 °C	P_6.6.17
Output clamp	$V_{DS(CL)}$	42	47	54	V	$I_{\rm L}$ = 20 mA	P_6.6.19
Output leakage current per channel $T_{\rm j} \le 85^{\circ}{\rm C}$ Channel 1, 2, 3, 4	$I_{L(OFF)}$	_	0.02	0.5	μА	$V_{\rm IN}$ = 0 V or floating OUT.OUT n = 0 $T_{\rm j} \le 85^{\circ}{\rm C}$ Stand-by or idle mode	P_6.6.22
Output leakage current per channel $T_{\rm j}$ = 150°C Channel 1, 2, 3, 4	$I_{L(OFF)}$	-	1.5	10	μА	$V_{\rm IN}$ = 0 V or floating OUT . OUT n = 0 $T_{\rm j}$ = 150°C Stand-by or idle mode	P_6.6.26
Input Characteristics							
L-input level	$V_{IN(L)}$	-0.3	_	1.0	V	-	P_6.6.28
H-input level	$V_{IN(H)}$	2.6	_	6.0	V	_	P_6.6.29



 Table 6-1
 Electrical Characteristics Power Stages (cont'd)

	+	Values				Number
	Min.	Тур.	Max.			
$I_{IN(L)}$	3	27	75	μA	V _{IN} = 1.0 V	P_6.6.30
	7	30	75	μA	V _{IN} = 2.6 V	P_6.6.31
		U.	"			
t _{delay(ON)}	10	30	70	μs	$V_{\rm S}$ = 13.5 V LGCR. LEDn = 0	P_6.6.36
t _{delay(ON)}	3	10	25	μs	V _S = 13.5 V LGCR. LEDn = 1	P_6.6.37
t _{delay(OFF)}	10	30	70	μs	$V_{\rm S}$ = 13.5 V LGCR. LEDn = 0	P_6.6.43
t _{delay(OFF)}	3	10	25	μs	V _S = 13.5 V LGCR. LEDn = 1	P_6.6.44
t _{ON}	30	75	180	μs	$V_{\rm S}$ = 13.5 V LGCR. LEDn = 0	P_6.6.50
t _{ON}	10	25	55	μs	V _S = 13.5 V LGCR. LEDn = 1	P_6.6.51
t_{OFF}	30	75	180	μs	$V_{\rm S}$ = 13.5 V LGCR. LEDn = 0	P_6.6.57
t _{OFF}	10	25	55	μs	$V_{\rm S}$ = 13.5 V LGCR. LEDn = 1	P_6.6.58
	$t_{ m delay(ON)}$ $t_{ m delay(OFF)}$ $t_{ m delay(OFF)}$ $t_{ m ON}$ $t_{ m ON}$	$t_{ m delay(ON)}$ 10 $t_{ m delay(OFF)}$ 3 $t_{ m ON}$ 30 $t_{ m ON}$ 30 $t_{ m OFF}$ 30	Instruction 7 30 tdelay(ON) 10 30 tdelay(ON) 3 10 tdelay(OFF) 10 30 tdelay(OFF) 3 10 tON 30 75 tOFF 30 75	Interpretation 7 30 75 todelay(ON) 10 30 70 todelay(ON) 3 10 25 todelay(OFF) 10 30 70 todelay(OFF) 3 10 25 ton 30 75 180 ton 30 75 180	I _{IN(H)} 7 30 75 μΑ t _{delay(ON)} 10 30 70 μs t _{delay(ON)} 3 10 25 μs t _{delay(OFF)} 10 30 70 μs t _{delay(OFF)} 3 10 25 μs t _{ON} 30 75 180 μs t _{OFF} 30 75 180 μs	$I_{\text{IN(H)}}$ 7 30 75 μA V_{IN} = 2.6 V $I_{\text{delay(ON)}}$ 10 30 70 μs V_{S} = 13.5 V $I_{\text{GCR. LEDn}}$ = 0 $I_{\text{delay(ON)}}$ 3 10 25 μs V_{S} = 13.5 V $I_{\text{GCR. LEDn}}$ = 0 $I_{\text{delay(OFF)}}$ 10 30 70 μs I_{S} = 13.5 V $I_{\text{GCR. LEDn}}$ = 0 $I_{\text{delay(OFF)}}$ 3 10 25 μs I_{S} = 13.5 V $I_{\text{GCR. LEDn}}$ = 1 I_{ON} 30 75 180 μs I_{S} = 13.5 V $I_{\text{GCR. LEDn}}$ = 0 I_{ON} 10 25 55 μs I_{S} = 13.5 V $I_{\text{GCR. LEDn}}$ = 1



Table 6-1 Electrical Characteristics Power Stages (cont'd)

Parameter	Symbol Val		Value	s	Unit	Note / Test Condition	Number	
		Min.	Тур.	Max.				
Turn-ON/OFF matching Channel 1, 2, 3, 4	t _{ON} - t _{OFF}	-30	0	50	μs	$V_{\rm S}$ = 13.5 V LGCR. LEDn = 0	P_6.6.68	
Turn-ON/OFF matching Channel 1, 2, 3, 4	t _{ON} - t _{OFF}	-20	0	20	μs	V _S = 13.5 V LGCR. LEDn = 1	P_6.6.69	
Turn-ON slew rate 30% to 70% $V_{\rm S}$ Channel 1, 2, 3, 4	dV/dt_{ON}	0.1	0.25	0.5	V/µs	$V_{\rm S}$ = 13.5 V LGCR. LEDn = 0	P_6.6.75	
Turn-ON slew rate 30% to 70% $V_{\rm S}$ Channel 1, 2, 3, 4	dV/dt_{ON}	0.35	0.88	1.75	V/µs	$V_{\rm S}$ = 13.5 V LGCR. LEDn = 1	P_6.6.76	
Turn-OFF slew rate 70% to 30% $V_{\rm S}$ Channel 1, 2, 3, 4	-dV/dt _{OFF}	0.1	0.25	0.5	V/µs	$V_{\rm S}$ = 13.5 V LGCR. LEDn = 0	P_6.6.82	
Turn-OFF slew rate 70% to 30% $V_{\rm S}$ Channel 1, 2, 3, 4	-dV/dt _{OFF}	0.35	0.88	1.75	V/µs	$V_{\rm S}$ = 13.5 V LGCR. LEDn = 1	P_6.6.83	
External Driver Control	1							
L level external driver output voltage	$V_{\rm EDO(L)}$	0	_	0.5	V	I _{EDO} = -0.2 mA	P_6.6.85	
H level external driver output voltage	$V_{\rm EDO(H)}$	V _{DD} - 0.5 V	_	V_{DD}	V	I_{EDO} = 0.2 mA V_{DD} = 4.3 V	P_6.6.86	
External driver output enable time	$t_{ m EDO(en)}$	-	_	4	μs	3) C _L = 20 pF	P_6.6.87	
External driver output disable time	$t_{\sf EDO(dis)}$	_	_	4	μs	$C_1 = 20 \text{ pF}$	P_6.6.88	
L level external driver diagnosis enable voltage	$V_{\rm EDD(L)}$	0	_	0.5	V	$I_{\rm EDD}$ = -0.2 mA	P_6.6.89	
H level external driver diagnosis enable voltage	$V_{\rm EDD(H)}$	V _{DD} - 0.5 V	_	V_{DD}	V	I_{EDD} = 0.2 mA V_{DD} = 4.3 V	P_6.6.90	
External driver diagnosis enable enable time	t _{EDD(en)}	_	_	4	μs	3) C _L = 20 pF	P_6.6.91	
External driver diagnosis enable disable time	$t_{EDD(dis)}$	-	_	4	μs	C_{L} = 20 pF	P_6.6.92	



Table 6-1 Electrical Characteristics Power Stages (cont'd)

Parameter	Symbol	Values			Unit	Note / Test Condition	Number
	Min. Typ. Max.						
Output Voltage Drop		"					
Output voltage drop limitation at small load currents Channel 1, 2, 3, 4	$V_{DS(NL)}$	-	10	25	mV	I _L = 50 mA LGCR.GBRN = 1	P_6.6.94

¹⁾ Not subject to production test, specified by design.

²⁾ Tested at T_i = -40 °C

³⁾ Not subject to production test, specified by design.



7 Protection Functions

The device provides embedded protective functions, which are designed to prevent IC destruction under fault conditions described in this data sheet. Fault conditions are considered as "outside" normal operating range. Protective functions are neither designed for continuous nor for repetitive operation.

7.1 Over Load Protection

The load current $I_{\rm L}$ is limited by the device itself in case of over load or short circuit to ground. There are multiple steps of current limitation which are selected automatically depending on the voltage $V_{\rm DS}$ across the power DMOS. Please note that $V_{\rm OUT}$ = $V_{\rm S}$ - $V_{\rm DS}$. Please refer to following figures for details.

Current limitation to the value $I_{L(LIM)}$ is realized by increasing the resistance of the output channel, which leads to fast DMOS temperature rise.




Figure 7-1 Current Limitation Channels 1, 2, 3, 4 (typical values)

7.1.1 Over Temperature Protection

Each channel incorporates both an absolute $T_{j(SC)}$ and a dynamic $\Delta T_{j(SW)}$ temperature sensor. Activation of either sensor will cause an overheated channel to switch OFF to prevent destruction. Any protective switch OFF latches the output until the temperature has reached an acceptable value.

Each time a channel is switched OFF the error counter of that channel will be incremented by one. The number of automatic reactivations is limited by n_{retry} . If this number of retries is reached the channel turns OFF and latches OFF.

The error information related to the given channel will be available on the Standard Diagnosis and Errors Diagnosis. After switching OFF and latching OFF, the only way to switch ON again, is to clear all thermal counters and errors on all channels by setting **HWCR.CTC** bit to 1. If the channel is active (either **OUT.OUT**n = 1 or INn = 1) it will be turned on immediately after the SPI command.

For the condition $n < n_{\text{retry}}$ the counter of automatic reactivations will be reset by every channel activation if **HWCR.RCR** bit is set to 1.

In Limp Home Mode, the thermal counters of the protection functions are still operative only if $V_{\rm DD}$ is provided in the specified range. Otherwise the counters are not active and all channels are in "unlimited restart" mode.

It is not possible to reset the counters using **HWCR.CTC** bit as long as the SPI is in Limp Home Mode, even if the $V_{\rm DD}$ is provided.

Refer to Figure 7-2 and Figure 7-3 for details.

Data Sheet 31 Rev. 1.0, 2013-03-24






Figure 7-2 Dynamic Temperature Sensor Operations - Short Circuit






Figure 7-3 Dynamic Temperature Sensor Operations - Overload Condition

7.2 Reverse Polarity Protection

In reverse polarity condition, power dissipation is caused by the intrinsic body diode of each DMOS channel as well as each ESD diode of the logic pins. The reverse current through the channels has to be limited by the connected loads. The current through ground pin GND, sense pin IS, logic power supply pin $V_{\rm DD}$, SPI pins, input pins, external driver pins and Limp Home Input pin has to be limited as well (please refer to the maximum ratings listed on **Chapter 4.1**).



Note: No protection mechanism like temperature protection or current limitation is active during reverse polarity.

7.3 Over Voltage Protection

In the case of supply voltages between $V_{S(SC)max}$ and $V_{S(AZ)}$ the output transistors are still operational and follow the input or the OUT register. Parameters are not warranted and lifetime is reduced compared to nominal voltage supply.

In addition to the output clamp for inductive loads as described in **Chapter 6.4.3**, there is a clamp mechanism available for over voltage protection for the logic and all channels.

7.4 Undervoltage Protection

Between $V_{\rm S(UV)}$ and $V_{\rm S(OP)}$, the undervoltage mechanism is triggered. $V_{\rm S(OP)}$ represents the minimum voltage where the switching ON and OFF can takes place. $V_{\rm S(UV)}$ represents the minimum voltage the switch can hold ON. If the supply voltage is below the undervoltage mechanism $V_{\rm S(UV)}$, the device is OFF (turns OFF). As soon as the supply voltage is above the undervoltage mechanism $V_{\rm S(OP)}$, then the device can be switched ON. When the switch is ON, protection functions are operational. Nevertheless, the diagnosis is not guaranteed until $V_{\rm S}$ is in the nominal range. Figure 7-4 sketches the undervoltage mechanism.




Figure 7-4 Undervoltage Behavior

7.5 Loss of Ground

In case of complete loss of the device ground connection, but loads connected to ground, the SPOC+ BTS54040-LBE securely changes to or stays in OFF-state. Please refer to **Chapter 10** where an application setup is described.

7.6 Loss of V_s

In case of loss of $V_{\rm S}$ connection in ON-state, all inductances of the loads have to be demagnetized through the ground connection or through an additional path from $V_{\rm S}$ to ground. For example, a suppressor diode is recommended between $V_{\rm S}$ and GND.

Data Sheet 34 Rev. 1.0, 2013-03-24



7.7 Electrical Characteristics

Unless otherwise specified: $V_{\rm S}$ = 7 V to 18 V, $V_{\rm DD}$ = 3.8 V to 5.5 V, $T_{\rm j}$ = -40 °C to +150 °C typical values: $V_{\rm S}$ = 13.5 V, $V_{\rm DD}$ = 4.3 V, $T_{\rm j}$ = 25 °C

Typical resistive loads connected to the outputs (unless otherwise specified):

Typical resistive loads connected to the outputs (unless otherwise specified):

Channel 1, 2, 3, 4: R_L = 6.8 Ω (33 Ω when LGCR.LEDn = 1)

Table 7-1 Electrical Characteristics Protection Functions

Symbol		Value	S	Unit	Note /	Number
	Min.	Тур.	Max.		Test Condition	
	•	· · · · · · · · · · · · · · · · · · ·	· · · · · · · · · · · · · · · · · · ·	1		·
$I_{L(LIM)}$	25	32	44	A	$V_{\rm DS} = 5 \text{ V}$ LGCR.LEDn = 0	P_7.7.9
$I_{L(LIM)}$	-	16	-	A	$V_{\rm DS}$ = 26 V LGCR.LEDn = 0	P_7.7.10
$I_{L(LIM)}$	6.5	9	16	A	$V_{\rm DS}$ = 5 V $T_{\rm j}$ = -40 °C LGCR. LEDN = 1	P_7.7.11
$I_{L(LIM)}$	-	4.5	-	А	$V_{\rm DS}$ = 26 V LGCR.LEDn = 1	P_7.7.12
ection						
$T_{\rm j(SC)}$	150	170	200	°C	1)	P_7.7.14
$\Delta T_{\rm j(SC)}$	_	20	-	K	1)	P_7.7.15
$\Delta T_{\rm j(SW)}$	-	80	_	K	1)	P_7.7.16
n _{retry}	-	8	9		1)	P_7.7.17
				·		·
V _{DS(REV)}	400	650	800	mV	$I_{L} = I_{L(nom)} =$ P_6.6.17 $T_{j} = 150 ^{\circ}\text{C}$	P_7.7.20
$V_{S(AZ)}$	42	47	54	V	<i>I</i> _S = 4 mA	P_7.7.22
	$I_{\text{L(LIM)}}$ $I_{\text{L(LIM)}}$ $I_{\text{L(LIM)}}$ $I_{\text{L(LIM)}}$ ection $T_{\text{j(SC)}}$ $\Delta T_{\text{j(SC)}}$ $\Delta T_{\text{j(SW)}}$ n_{retry} $V_{\text{DS(REV)}}$	$I_{\text{L(LIM)}}$ 25 $I_{\text{L(LIM)}}$ - $I_{\text{L(LIM)}}$ 6.5 $I_{\text{L(LIM)}}$ - ection $T_{\text{j(SC)}}$ 150 $\Delta T_{\text{j(SC)}}$ - n_{retry} -	$I_{L(LIM)}$ 25 32 $I_{L(LIM)}$ - 16 $I_{L(LIM)}$ 6.5 9 $I_{L(LIM)}$ - 4.5 $I_{L(LIM)}$ - 20 $I_{J(SC)}$ - 20 $I_{J(SC)}$ - 80 $I_{T(SC)}$ - 81 $I_{T(SC)}$ -	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$ I_{L(LIM)} = I_$

¹⁾ Not subject to production test, specified by design.



Diagnosis

8 Diagnosis

For diagnosis purpose, the SPOC+ BTS54040-LBE provides a current sense signal at pin IS and a diagnosis word via SPI. There is a current sense multiplexer implemented that is controlled via SPI. The sense signal can also be disabled by SPI command. A switch bypass monitor allows to detect a short circuit between the output pin and the battery voltage.

Please refer to Figure 8-1 for details.




Figure 8-1 Block Diagram: Diagnosis

For diagnosis feedback at different operation modes, please see Table 8-1.



Table 8-1 Operation Modes 1)

Operation Mode	Input Level OUT.OUTn	Output Level V_{OUT}	Current Sense $I_{\rm IS}$	Error Flag ERR_COUNTE Rn ²⁾	DCR.SE M bit
Normal Operation (Channel OFF)	L / 0	GND	Z	0	1
Short Circuit to GND	(OFF-state)	GND	Z	0	1
Thermal shut down		Z	Z	0 ²⁾	Х
Short Circuit to V _S		V_{S}	Z	0	0
Open Load		Z	Z	0	Х
Normal Operation (Channel ON)	H/1	~V _S	$I_{\rm L}$ / $k_{\rm ILIS}$	0	0
Current Limitation	(ON-state)	< <i>V</i> _S	Z	0	X
Dynamic or Absolute Thermal Limitation → Channel switched OFF		Z	Z	0	Х
Dynamic or Absolute Thermal Limitation n_{retry} reached \rightarrow Channel latched OFF		Z	Z	1 ²⁾	Х
Short Circuit to GND		~GND	Z	0	1
Short Circuit to $V_{\rm S}$	1	V_{S}	$< I_{\rm L} / k_{\rm ILIS}$	0	0

¹⁾ L = "low" level, H = "high" level, Z = high impedance, potential depends on leakage currents and external circuit. X = undefined.

 V_{S}

Ζ

0

8.1 Diagnosis Word at SPI

Open Load

Diagnostic information about the status of each channel are provided through SPI. In the Standard Diagnosis the **ERR_MUX** bit reports if there is a channel which had already enough restarts to reach the maximum allowed number of retries n_{retry} (P_7.7.17). If 2 or more channels are latched OFF due to that, **ERR_MUX** bits aren't enough to identify which channels are OFF. In such cases, it is possible to get an overview channel by channel using **ERR_COUNTER** bits in Errors Diagnosis (see **Chapter 9.6.2**)

²⁾ The over temperature flag is set latched and can be cleared by setting HWCR.CTC bit to 1.



8.2 Load Current Sense Diagnosis

There is a current sense signal available at pin IS which provides a current proportional to the load current of one selected channel. The selection is done by a multiplexer which is configured via SPI.

8.2.1 Current Sense Signal

The current sense signal (ratio $k_{\rm ILIS} = I_{\rm L} / I_{\rm S}$) is provided during ON-state as long as no failure mode occurs. The ratio $k_{\rm ILIS}$ can be adjusted to the load type (LED or bulb) via SPI register LGCR. The accuracy of the ratio $k_{\rm ILIS}$ depends on the load current and temperature. Usually a resistor $R_{\rm IS}$ is connected to the current sense pin. It is recommended to use resistors 1.5 k Ω < $R_{\rm IS}$ < 5 k Ω . A typical value is 2.7 k Ω .

The current sense signal of a channel is not active when the channel is OFF or when the protection functions (current limitation, over temperature or dynamic temperature sensors) are active. If the maximum number of automatic reactivations n_{retry} is reached ($n = n_{\text{retry}}$), the current sense signal of the affected channel is deactivated until the reset the counters by setting **HWCR.CTC** bit to 1.




Figure 8-2 Current Sense Ratio $k_{\rm ILIS}$ Channel 1, 2, 3, 4 (Bulb mode)

Note: The curves show the behavior based on characterization data.






Figure 8-3 Current Sense Ratio $k_{\rm ILIS}$ Channel 1, 2, 3, 4 (LED mode)

Note: The curves show the behavior based on characterization data.

Details about timings between the current sense signal $I_{\rm IS}$ and the output voltage $V_{\rm OUT}$ and the load current $I_{\rm L}$ can be found in **Figure 8-4**.




Figure 8-4 Current Sense Signal Timings

8.2.2 Current Sense Multiplexer

There is a current sense multiplexer implemented in the SPOC+ BTS54040-LBE that routes the sense current of the selected channel to the diagnosis pin IS. The channel is selected via SPI register **DCR.MUX**. The sense current also can be disabled by SPI register **DCR.MUX**. For details on timing of the current sense multiplexer, please refer to **Figure 8-5**.






Figure 8-5 Current Sense Multiplexer Timings

8.3 Switch Bypass Monitor Diagnosis

To detect short circuit to $V_{\rm S}$, there is a switch bypass monitor implemented. In case of short circuit between the output pin OUT and $V_{\rm S}$ in ON-state, the current flows through the power transistor as well as through the short circuit (bypass) with undefined share between the two. As a result, the current sense signal shows lower values than expected by the load current. In OFF-state, the output voltage remains close to $V_{\rm S}$ potential which leads to a small $V_{\rm DS}$.

The switch bypass monitor compares the threshold $V_{\rm DS(SB)}$ with the voltage $V_{\rm DS}$ across the power transistor of that channel which is selected by the current sense multiplexer (**DCR.MUX**). The result of the comparison can be read in SPI register **DCR.SBM**.

8.4 Gate Back Regulation

To increase the current sense accuracy, the Gate Back Regulation (GBR) function is implemented. This function is active by default. According to output current, GBR function can be left active or disabled. **Table 8-2** indicates for which output currents this is necessary in order to fulfill the desired current accuracy.

The circuitry that controls GBR function can be deactivated with the following SPI command sequence:

- SWCR.SWR = 1 (11001100_B)
- LGCR.GBRn = 0 (1101aaaa_B where "aaaa"_B is the new value for LGCR.GBR bits
- (optional but recommended: SWCR.SWR = 0 (11000100_R)

Refer to Chapter 9.7 for more details.



8.5 Electrical Characteristics

Unless otherwise specified: $V_{\rm S}$ = 7 V to 18 V, $V_{\rm DD}$ = 3.8 V to 5.5 V, $T_{\rm i}$ = -40 °C to +150 °C

Typical values: $V_{\rm S}$ = 13.5 V, $V_{\rm DD}$ = 4.3 V, $T_{\rm i}$ = 25 °C

Typical resistive loads connected to the outputs (unless otherwise specified):

Channel 1, 2, 3, 4: R_L = 6.8 Ω (33 Ω when **LGCR.LED**n = 1)

Measurement setup used for $k_{\rm ILIS}$ (unless otherwise specified):

When $I_L \le 1.3$ A all channels are ON at the same time with equal I_L

When $I_{\rm L} \ge 2.0$ A only the measured channel is ON, all other channels have $I_{\rm L} = 0$

Table 8-2 Electrical Characteristics Diagnosis

Parameter	Symbol	Values			Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Current Conce Datic Ciam	al in the N	- maim al A ma	- Ctable I	C	-4 C d	141	

Current Sense Ratio Signal in the Nominal Area, Stable Load Current Condition Channel 1, 2, 3, 4

LGCR.LEDn = 0

Current sense ratio I_{L03} = 300 mA	$k_{\rm ILIS03}$	-36	2000	+36	%	_	P_8.5.49
Current sense ratio I_{L05} = 600 mA	$k_{\rm ILIS05}$	-29	2000	+29	%	-	P_8.5.51
Current sense ratio I_{L07} = 1.3 A	$k_{\rm ILIS07}$	-15	2000	+15	%	_	P_8.5.53
Current sense ratio I_{L09} = 2.6 A	$k_{\rm ILIS09}$	-12	2000	+12	%	-	P_8.5.55
Current sense ratio I_{L10} = 4 A	k _{ILIS10}	-11	2000	+11	%	_	P_8.5.56

Current Sense Ratio Signal in the Nominal Area, Stable Load Current Condition Channel 1, 2, 3, 4

LGCR.LEDn = 1

Current sense ratio I_{L00} = 20 mA	k_{ILIS00}	-52	620	+52	%	_	P_8.5.57
Current sense ratio I_{L02} = 150 mA	k_{ILIS02}	-30	570	+30	%	_	P_8.5.59
Current sense ratio I_{LO3} = 300 mA	$k_{\rm ILIS03}$	-15	570	+15	%	_	P_8.5.60
Current sense ratio I_{L05} = 600 mA	$k_{\rm ILIS05}$	-11	570	+11	%	_	P_8.5.62
Current sense ratio I_{Lo6} = 1 A	$k_{\rm ILIS06}$	-10	570	+10	%	_	P_8.5.63
Sense pin maximum voltage	$V_{IS(AZ)}$	42	47	54	V	I _{IS} = 5 mA	P_8.5.75

Current Sense Drift Over Current and Temperature per Device

Data Sheet 41 Rev. 1.0, 2013-03-24



Table 8-2 Electrical Cha	1	uagn	•	<u>, </u>		_	1
Parameter	Symbol		Value	1	Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Current sense drift over current and temperature per device Channel 1, 2, 3, 4	$\Delta k_{ILIS(T)}$	-8	_	8	%	$k_{\rm ILIS09}$ versus $k_{\rm ILIS07}$ LGCR.LEDn = 0	P_8.5.80
Current sense drift over current and temperature per device Channel 1, 2, 3, 4	$\Delta k_{ILIS(T)}$	-9.5	-	9.5	%	1) $k_{\rm ILIS05}$ versus $k_{\rm ILIS03}$ LGCR.LEDn = 1	P_8.5.81
Current Sense Drift of Un One channel with $I_{L(IC)} = -$ DCR.MUX \neq <111, 110> ar	I_{Ln} , all of	her chan	nels with	Ln			
Current sense drift of unaffected channels during inverse current of one channel	$\Delta k_{ILIS(IC)}$	-20	-	20	%	$I_{L1} = 2.6 \text{ A}$ $I_{L2} = 2.6 \text{ A}$ $I_{L3} = 2.6 \text{ A}$ $I_{L3} = 2.6 \text{ A}$ $I_{L4} = 2.6 \text{ A}$	P_8.5.84
Sense Pin - Currents							
Maximum steady state current sense output current Channel 1, 2, 3, 4	$I_{IS(MAX)}$	3.8	_	15	mA	$V_{\rm IS}$ = 0 V $V_{\rm S}$ ≥ 8 V	P_8.5.88
Current sense leakage / offset current	$I_{IS(en)}$	-	-	3.2	μА	I_{L} = 0 mA LGCR.GBR = ON DCR.MUX \neq <111,110> _B	P_8.5.90
Current sense leakage, while diagnosis disabled	$I_{IS(dis)}$	_	0.01	1	μΑ	$I_{L2} = 2.6 \text{ A}$ DCR.MUX = 110_{B}	P_8.5.98
Sense Pin - Timings					·		
Current sense settling time after channel activation Channel 1, 2, 3, 4	$t_{\sf sIS(ON)}$	_	_	250	μs	$V_{\rm S}$ = 13.5 V $R_{\rm IS}$ = 2.7 k Ω LGCR. LEDn = 0	P_8.5.103
Current sense settling time after channel activation Channel 1, 2, 3, 4	$t_{\rm siS(ON)}$	-	-	100	μs	$V_{\rm S}$ = 13.5 V $R_{\rm IS}$ = 2.7 k Ω LGCR. LEDn = 1	P_8.5.104
Current sense desettling time after channel deactivation	$t_{\sf dIS(OFF)}$	_	_	25	μs	$V_{\rm S}$ = 13.5 V $R_{\rm IS}$ = 2.7 k Ω	P_8.5.106



Table 8-2 Electrical Characteristics Diagnosis (cont'd)

Parameter	Symbol		Value	s	Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Current sense settling time after change of load current Channel 1, 2, 3, 4	$t_{\rm sIS(LC)}$	_	_	25	μs	1) $I_{\rm L}$ = 2.6 A to 1.3 A $V_{\rm S}$ = 13.5 V $R_{\rm IS}$ = 2.7 kΩ LGCR.LEDn = 0	P_8.5.111
Current sense settling time after change of load current Channel 1, 2, 3, 4	t _{sIS(LC)}	_	-	25	μѕ	$I_{\rm L}$ = 1.0 A to 0.6 A $V_{\rm S}$ = 13.5 V $R_{\rm IS}$ = 2.7 kΩ LGCR.LEDn = 1	P_8.5.112
Current sense settling time after current sense activation	t _{sIS(EN)}	_	-	25	μs	$R_{\rm IS}$ = 2.7 k Ω $I_{\rm L2}$ = 2.6 A DCR.MUX: 110 _B \rightarrow 001 _B	P_8.5.114
Current sense settling time after multiplexer channel change	t _{sIS(MUX)}	_	-	25	μs	$R_{\rm IS} = 2.7 \text{ k}\Omega$ $I_{\rm L2} = 2.6 \text{ A}$ $I_{\rm L3} = 4 \text{ A}$ DCR.MUX: $001_{\rm B} \rightarrow 010_{\rm B}$	P_8.5.115
Current sense deactivation time	$t_{\sf dIS(MUX)}$	-	_	25	μs	1) $R_{\rm IS} = 2.7 \text{ k}\Omega$ DCR.MUX: $010_{\rm B}$ $\rightarrow 110_{\rm B}$	P_8.5.116
Switch Bypass Monitor			•		·		
Switch bypass monitor threshold	$V_{\rm DS(SB)}$	1.5	3.3	4.5	V	OFF state	P_8.5.117

¹⁾ Not subject to production test, specified by design.



9 Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) is a full duplex synchronous serial slave interface, which uses four lines: SO, SI, SCLK and CS. Data is transferred by the lines SI and SO at the rate given by SCLK. The falling edge of CS indicates the beginning of an access. Data is sampled in on line SI at the falling edge of SCLK and shifted out on line SO at the rising edge of SCLK. Each access must be terminated by a rising edge of CS. A modulo 8 counter ensures that data is taken only when a multiple of 8 bit has been transferred. The interface provides daisy chain capability with 8 bit SPI devices.




Figure 9-1 Serial Peripheral Interface

9.1 SPI Signal Description

CS - Chip Select

The system micro controller selects the SPOC+ BTS54040-LBE by means of the CS pin. Whenever the pin is in "low" state, data transfer can take place. When CS is in "high" state, any signals at the SCLK and SI pins are ignored and SO is forced into a high impedance state.

CS "high" to "low" Transition

- The requested information is transferred into the shift register.
- SO changes from high impedance state to "high" or "low" state depending on the signal level at pin SI.




Figure 9-2 Combinatorial Logic for TER Flag

Data Sheet 44 Rev. 1.0, 2013-03-24



CS "low" to "high" Transition

- Command decoding is only done, when after the falling edge of CS exactly a multiple (1, 2, 3, ...) of eight SCLK signals have been detected. In case of faulty transmission, the transmission error flag (TER) is set and the command is ignored.
- Data from shift register is transferred into the addressed register.

SCLK - Serial Clock

This input pin clocks the internal shift register. The serial input (SI) transfers data into the shift register on the falling edge of SCLK while the serial output (SO) shifts diagnostic information out on the rising edge of the serial clock. It is essential that the SCLK pin is in "low" state whenever chip select CS makes any transition, otherwise the command may be not accepted.

SI - Serial Input

Serial input data bits are shift-in at this pin, the most significant bit first. SI information is read on the falling edge of SCLK. The input data consists of two parts, control bits followed by data bits. Please refer to **Chapter 9.5** for further information.

SO Serial Output

Data is shifted out serially at this pin, the most significant bit first. SO is in high impedance state until the CS pin goes to "low" state. New data will appear at the SO pin following the rising edge of SCLK.

For the SPI Diagnosis readout operation the transmission error flag (TER) appears in positions D8 and D6 on SO pin while for other readout operations it is only in position D8.

Please refer to **Chapter 9.5** for further information.

SO	TER	7	TER / 6	5	4	3	2	1	0	
----	-----	---	---------	---	---	---	---	---	---	--

9.2 Daisy Chain Capability

The SPI of SPOC+ BTS54040-LBE provides daisy chain capability. In this configuration several devices are activated by the same CS signal MCS. The SI line of one device is connected with the SO line of another device (see **Figure 9-3**), in order to build a chain. The end of the chain is connected to the output and input of the master device, MO and MI respectively. The master device provides the master clock MCLK which is connected to the SCLK line of each device in the chain.




Figure 9-3 Daisy Chain Configuration

Data Sheet 45 Rev. 1.0, 2013-03-24



In the SPI block of each device, there is one shift register where each bit from SI line is shifted in each SCLK. The bit shifted out occurs at the SO pin. After eight SCLK cycles, the data transfer for one device is finished. In single chip configuration, the CS line must turn "high" to make the device acknowledge the transferred data. In daisy chain configuration, the data shifted out at device 1 has been shifted in to device 2. When using three devices in daisy chain, three times 8 bits have to be shifted through the devices. After that, the MCS line must turn "high" (see Figure 9-4).




Figure 9-4 Data Transfer in Daisy Chain Configuration

9.3 Timing Diagrams




Figure 9-5 Timing Diagram SPI Access



9.4 Electrical Characteristics

Unless otherwise specified: $V_{\rm S}$ = 7 V to 18 V, $T_{\rm j}$ = -40 °C to +150 °C, $V_{\rm DD}$ = 3.8 V to 5.5 V Typical values: $V_{\rm S}$ = 13.5 V, $T_{\rm j}$ = 25 °C, $V_{\rm DD}$ = 4.3 V

Table 9-1 Electrical Characteristics Serial Peripheral Interface (SPI)

Parameter	Symbol		Value	s	Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Input Characteristics (CS, SCLK	, SI) - L Lev	el of pir	1				
CS	$V_{CS(L)}$	-0.3	_	1.0	V	$V_{\rm DD}$ = 4.3 V	P_9.4.1
SCLK	$V_{\rm SCLK(L)}$	-0.3	_	1.0	V	$V_{\rm DD}$ = 4.3 V	P_9.4.2
SI	$V_{SI(L)}$	-0.3	_	1.0	V	$V_{\rm DD}$ = 4.3 V	P_9.4.3
Input Characteristics (CS, SCLK	, SI) - H Le	vel of pir	1				
CS	$V_{CS(H)}$	2.6	_	V_{DD}	V	V _{DD} = 4.3 V	P_9.4.4
SCLK	$V_{\rm SCLK(H)}$	2.6	_	V_{DD}	V	$V_{\rm DD}$ = 4.3 V	P_9.4.5
SI	$V_{SI(H)}$	2.6	_	V_{DD}	V	$V_{\rm DD}$ = 4.3 V	P_9.4.6
L-input pull-up current at CS pin	-I _{CS(L)}	7	30	75	μΑ	$V_{\rm DD}$ = 4.3 V $V_{\rm CS}$ = 1.0 V	P_9.4.7
H-input pull-up current at CS pin	-I _{CS(H)}	3	27	75	μΑ	$V_{\rm DD}$ = 4.3 V $V_{\rm CS}$ = 2.6 V	P_9.4.8
L-Input Pull-Down Current at Pir	1	1		"		1	
SCLK	$I_{\mathrm{SCLK(L)}}$	3	27	75	μΑ	$V_{\rm SCLK}$ = 1.0 V $V_{\rm DD}$ = 4.3 V	P_9.4.9
SI	$I_{\mathrm{SI(L)}}$	3	27	75	μΑ	$V_{\rm SI}$ = 1.0 V $V_{\rm DD}$ = 4.3 V	P_9.4.10
H-Input Pull-Down Current at Pi	า						
SCLK	$I_{\rm SCLK(H)}$	7	30	75	μΑ	$V_{\rm SCLK}$ = 2.6 V $V_{\rm DD}$ = 4.3 V	P_9.4.11
SI	$I_{\rm SI(H)}$	7	30	75	μΑ	$V_{\rm SI}$ = 2.6 V $V_{\rm DD}$ = 4.3 V	P_9.4.12
Output Characteristics (SO)	*	+			- !	1	-
L level output voltage	$V_{\mathrm{SO(L)}}$	0	_	0.5	V	$I_{\rm SO}$ = -0.5 mA	P_9.4.13
H level output voltage	$V_{\rm SO(H)}$	V _{DD} - 0.5 V	_	V_{DD}	V	$I_{\rm SO}$ = 0.5 mA $V_{\rm DD}$ = 4.3 V	P_9.4.14
Output tristate leakage current	$I_{\rm SO(OFF)}$	-1	-	1	μΑ	$V_{CS} = V_{DD}$ $V_{SO} = 0 \text{ V}$ $V_{SO} = V_{DD}$	P_9.4.15
Timings							
Enable lead time (falling CS to rising SCLK)	$t_{\mathrm{CS(lead)}}$	200	_	_	ns	_1)	P_9.4.16
Enable lag time (falling SCLK to rising CS)	$t_{\mathrm{CS}(lag)}$	200	_	_	ns	_1)	P_9.4.17
Transfer delay time (rising CS to falling CS)	$t_{\mathrm{CS(td)}}$	1	_	_	μs	_1)	P_9.4.18



Table 9-1 Electrical Characteristics Serial Peripheral Interface (SPI) (cont'd)

Parameter	Symbol		Value	s	Unit	Note /	Number
		Min.	Тур.	Max.		Test Condition	
Output enable time (falling CS to SO valid)	t _{SO(en)}	_	_	1	μs	1) C_{L} = 20 pF	P_9.4.19
Output disable time (rising CS to SO tristate)	$t_{\rm SO(dis)}$	_	_	1	μs	1) $C_{L} = 20 \text{ pF}$	P_9.4.20
Serial clock frequency	$f_{\sf SCLK}$	0	_	2.5	MHz	_1)	P_9.4.22
Serial clock period	$t_{\text{SCLK(P)}}$	400	_	_	ns	_1)	P_9.4.24
Serial clock "high" time	t _{SCLK(H)}	200	_	_	ns	_1)	P_9.4.26
Serial clock "low" time	$t_{\rm SCLK(L)}$	200	_	_	ns	_1)	P_9.4.28
Data setup time (required time SI to falling SCLK)	$t_{\rm SI(su)}$	80	_	_	ns	_1)	P_9.4.30
Data hold time (falling SCLK to SI)	$t_{\rm SI(h)}$	80	_	_	ns	_1)	P_9.4.32
Output data valid time with capacitive load	$t_{\rm SO(v)}$	_	-	200	ns	1) $C_{\rm L}$ = 20 pF	P_9.4.34

¹⁾ Not subject to production test, specified by design



9.5 SPI Protocol

The relationship between SI and SO content during SPI communication is shown in **Figure 9-6**. SI line represents the frame sent from the μ C and SO line is the answer provided by SPOC+ BTS54040-LBE. The "(previous response)" means that the frame sent back depends on the command frame sent from the μ C before.




Figure 9-6 Relationship between SI and SO during SPI communication

The SPI protocol will provide the answer to a command frame only with the next trasmission triggered by the μ C. Although the biggest majority of commands and frames implemented in SPOC+ BTS54040-LBE can be decoded without the knowledge of what happened before, it is advisable to consider what the μ C sent in the previous transmission to decode SPOC+ BTS54040-LBE response frame completely.

More in detail, the sequence of commands to "read" and "write" the content of a register will look as follows:




Figure 9-7 Register content sent back to µC

There are 2 special situations where the frame sent back to the μC doesn't depend on the previous received frame:

- in case an error in transmission happened during the previous frame (for instance, the clock pulses were not multiple of 8), shown in Figure 9-8
- when BTS54040-LBE logic supply comes out of Power-On reset condition, as shown in Figure 9-9




Figure 9-8 BTS54040-LBE response after a error in transmission

Data Sheet 49 Rev. 1.0, 2013-03-24






Figure 9-9 $\,$ BTS54040-LBE response after coming out of Power-On reset at $V_{\rm DD}$

A summary of all possible SPI commands is presented in **Table 9-2**, including the answer that SPOC+ BTS54040-LBE will send back at the next transmission.

Table 9-2 SPI Command summary

Requested Operation	Frame sent to SPOC+ (SI pin)	Frame received from SPOC+ (SO pin) with the next command			
Write OUT register	100aaaaa _B where: "aaaaa _B " = new OUT register content	0aaaaaaa _B (Standard Diagnosis)			
Read OUT register	00xx0000 _B ("xx _B " = don't care)	10aaaaaa _B ("aaaaaa _B " = OUT register content)			
Write Configuration register	11aabbbb _B where: "aa _B " = register address "bbbb _B " = new register content	0aaaaaaa _B (Standard Diagnosis)			
Read Configuration register	01aa0000 _B where: "aa _B " = register address	11aabbbb _B where: "aa _B " = register address "bbbb _B " = register content			
Read Standard Diagnosis	0xxx0001 _B ("xxx _B " = don't care)	0aaaaaaa _B (Standard Diagnosis)			
Read Error Diagnosis	0xxx0011 _B ("xxx _B " = don't care)	00aaaaaa _B (Errors Diagnosis)			



9.6 SPI Diagnosis Registers

9.6.1 Standard Diagnosis

so	7	6	5	4	3	2	1	0	Default
	0	TER	LHI	STB	VSMON	ERR_MUX			50 _H

Field	Bits	Туре	Description
TER	6	r	Transmission Error 0 _B (default) Previous transmission was successful (modulo 8 clocks received) 1 _B Previous transmission failed or first transmission after reset
LHI	5	r	Limp Home monitor 0 _B (default) Normal mode operation 1 _B Limp Home Mode
STB	4	r	Standby mode monitor 0 _B (default) Normal mode operation 1 _B Standby mode
VSMON	3	r	$V_{ m S}$ monitor $0_{ m B}$ (default) $V_{ m S}$ always > $V_{ m SMON}$ since last Standard Diagnosis readout $1_{ m B}$ $V_{ m S}$ < $V_{ m SMON}$ at least once
ERR_MUX	X	r	Diagnosis of Channel n in error 000 _B (default) No latch off 001 _B Channel one latch off 010 _B Channel two latch off 011 _B Channel three latch off 100 _B Channel four latch off 101 _B Not used 111 _B More than one channel latch off

Notes:

- 1. $V_{\rm S}$ monitoring is disabled in Stand-by mode (MUX = "111") to allow SPI configuration without $V_{\rm S}$ voltage applied.
- 2. As long as $V_S < V_{SMON}$ the SPI command is not taken over by the SPI. TER and VSMON bits are set.



9.6.2 Errors Diagnosis

so	7	6	5	4	3	2	1	0	Default
	0	0	0	1	_	ERR_CO	_	_	10 _H
					UNTER4	UNTER3	UNTER2	UNTER1	

Field	Bits	Туре	Description
ERR_COUNTER n	X	r	Diagnosis of Channel n
n = 4 to 1			0 _B (default) No failure
			$1_{\rm B}$ Over temperature counter reached to $n_{\rm retry}$



9.7 SPI Configuration Registers

9.7.1 Output Configuration Register

SWCR.SWR	= 0								
Bit	7	6	5	4	3	2	1	0	
Name	<u>W</u> = 1 R = 0	RB	5	4	3	2	1	0	Default
OUT	W/R	0	0	OUT5	OUT4	OUT3	OUT2	OUT1	80 _H

SWCR.SWR =	: 1								
Bit	7	6	5	4	3	2	1	0	
Name	$\frac{W}{R} = 1$	RB	5	4	3	2	1	0	Default
OUT	R	0	LHI	1	0	0	INST2	INST1	90 _H

9.7.2 Swap Configuration Register

Bit	7	6	5	4	3	2	1	0	Default
Name	$\frac{W}{R} = 1$	RB	ADDR		3	2	1	0	
SWCR	W/R	1	0	0	SWR	1	0	0	C4 _H



9.7.3 LED Mode Configuration Register

SWCR.SWR =	0								
Name	<u>W</u> = 1 RB ADDR R = 0		DR	3	2	1	0	Default	
LGCR	W/R	1	0	1	LED4	LED3	LED2	LED1	D0 _H

9.7.4 Gate Back Regulation Register

SWCR.SWR =	1								
Name	$\frac{W}{R} = 1$	RB	AD	DR	3	2	1	0	Default
LGCR	W/R	1	0	1	GBR4	GBR3	GBR2	GBR1	DF _H

9.7.5 Hardware Configuration Register

Name	$\frac{W}{R} = 1$	RB	AD	ADDR		2	1	0	Default
HWCR	R	1	1	0	RCR	COL	STB	0	E2 _H
	W	1	1	0	RCR	COL	RST	CTC	-

Data Sheet 54 Rev. 1.0, 2013-03-24



9.7.6 Diagnosis Control Register

Name	$\frac{W}{R} = 1$	RB	AD	ADDR		2	1	0	Default
DCR	R	1	1	1	SBM	MUX			F7 _H
	W	1	1	1	0	MUX			-

Field	Bits	Type	Description
RB	6	rw	Register Bank
			0_B (default) Read / write to the OUTn channel1_B Read / write to the other register
OUT.OUTn	n-1	rw	Output Control Register of Channel n ¹⁾
n = 5 to 1	11-1	100	0 _B (default) OFF
			1 _B ON
OUT.INSTN	n-1	r	Input Status Monitor Channel n
n = 2 to 1			0 _B (default) Input signal "low" 1 _B Input signal "high"
	n 1	ma.	1 _B Input signal "high" Set LED Mode for Channel n ²⁾
LGCR.LEDN $n = 4 \text{ to } 1$	n-1	rw	0 _B (default) Channel n is in bulb mode
			1 _B Channel n is in LED mode
LGCR.GBR n	n-1	rw	Gate Back Regulation for Channel n
n = 4 to 1			0 _B Gate back regulation for Channel n is forced OFF
			1 _B (default) Gate back regulation for Channel n is active
HWCR.CTC	0	w	Clear Thermal Counter
			0 _B (default) Thermal and over current latches are untouched 1 _D Command: Clear all thermal and over current latches
	4		В
HWCR.RST	1	W	Reset Command 0 _B (default) Normal operation
			1 _B Execute reset command
HWCR.STB	1	r	Standby Mode
			0 _B Device is awake
			1 _B (default) Device is in Standby mode
HWCR.COL	2	rw	Input Combinatorial Logic Configuration
			0 _B (default) Input signal OR-combined with according OUT register bit ³⁾
			1 _B Input signal AND-combined with according OUT register bit
HWCR.RCR	3	W	Retry Counter Reset $0_{\rm B}$ (default) Retry Counter is reset only for HWCR.CTC=1 (and $V_{\rm DD}$ reset)
			1 _B Retry Counter is reset for every IN-pin or OUT-bit "high" to "low"
			transition for nretry < 8 and also for HWCR.CTC=1 (and $V_{\rm DD}$ reset)
SWCR.SWR	1	rw	Switch Register
			0 _B (default) LED and OUT transmitted
			1 _B GBR and INST transmitted



Field	Bits	Туре	Description
DCR.SBM	3	r	Switch Bypass Monitor ³⁾ $0_{\rm B} \qquad V_{\rm DS} < V_{\rm DS(SB)} \\ 1_{\rm B} \qquad V_{\rm DS} > V_{\rm DS(SB)}$
DCR.MUX	2:0	rw	Set Current Sense Multiplexer Configuration in OFF-state 000 _B IS pin is high impedance 001 _B IS pin is high impedance 010 _B IS pin is high impedance 011 _B IS pin is high impedance 100 _B Diagnosis enable of external driver activated (EDD = 1) 101 _B IS pin is high impedance 110 _B IS pin is high impedance 110 _B IS pin is high impedance 111 _B Stand-by mode (IS pin is high impedance)
			Set Multiplexer Configuration in ON-state 000 _B Current sense of channel 1 is routed to IS pin 001 _B Current sense of channel 2 is routed to IS pin 010 _B Current sense of channel 3 is routed to IS pin 011 _B Current sense of channel 4 is routed to IS pin 100 _B Diagnosis enable of external driver activated (EDD = 1) 101 _B IS pin is high impedance 111 _B Stand-by mode (IS pin is high impedance))

¹⁾ If **SWCR.SWR** = 1 every readout of the register shows the state of the channels' input pins (**OUT.INST** bits).

²⁾ if SWCR.SWR = 1 every read or write operation done on the register will affect LGCR.GBR bits instead of LGCR.LED bits

³⁾ In Limp Home Mode (LHI = 1) the combinatorial logic is switched to OR-mode.



9.8 SPI Registers Overview

Address	Name	Des	cription	•									
00	SWCR	Swa	ap Config	uration Re	gister								
01	LGCR		LED Mode configuration Register if SWCR.SWR = 0										
			ate Back Regulation Register SWCR.SWR = 1										
10	HWCR	Har	dware Co	nfiguratio	n Register	•							
11	DCR	Dia	gnosis Co	ontrol Reg	ister								
		-1						1					
Bit	7	6	5	4	3	2	1	0					
Name	$\frac{W}{R} = 1$								SWR	Default			
SWCR	W/R	1	0	0	SWR	1	0	0	-	C4 _H			
	T					T		T	T				
OUT	W/R	0	0	OUT5	OUT4	OUT3	OUT2	OUT1	0	80 _H			
OUT	R	0	LHI	4	0	0	INST2	INST1	1	00			
001	K	U	LIII	1	U	U	INSTZ	INSTI	I	90 _H			
LGCR	W/R	1	0	1	LED4	LED3	LED2	LED1	0	D0 _H			
1.000	W/D	14	0	4	ODD4	ODDa	ODDO	ODD4	4	DE			
LGCR	W/R	1	0	1	GBR4	GBR3	GBR2	GBR1	1	DF _H			
HWCR	R	1	1	0	RCR	COL	STB	0	_	E2 _H			
	W	1	1	0	RCR	COL	RST	СТС	-	-			
DOD		14	1		ODM	MILIX							
DCR	R	1	1	1	SBM	MUX			-	F7 _H			
	W	1	1	1	0	MUX			-	-			
STD_DIAG	0	TER	LHI	STB	VSMON	ERR_M	UX		-	50 _H			
										11			
DIAG_ERR_ COUNTER	0	0	0	1	ERR_C OUNTE R4	ERR_C OUNTE R3		_	-	10 _H			



Application Description

10 Application Description

The following Figure describs a typical operating circuit. It shall not be considered as a warranty of a certain functionality, condition or quality of the device. The **Table 10-1** shows suggested component values and purposes.




Figure 10-1 Application Circuit Example



Application Description

Table 10-1 Suggested Component values

Reference	Value	Purpose
$\overline{R_{VDD}}$	500 Ω	Device logic protection
R _{IN}	8 kΩ	Protection of the μC during overvoltage, reverse polarity and loss of ground
R ₁	4.7 kΩ	Protection resistor for overvoltage, reverse polarity and loss of ground. Value to be tuned with µC specification
R _{IS}	2.7 kΩ	Sense resistor
R _{ADC}	1 kΩ	μC-ADC voltage spikes filtering
R _{CS}	3.9 kΩ	Protection of the μC during overvoltage and reverse polarity
R _{SCLK}	3.9 kΩ	Protection of the μC during overvoltage and reverse polarity
$\overline{R_{SO}}$	3.9 kΩ	Protection of the μC during overvoltage and reverse polarity
R _{SI}	3.9 kΩ	Protection of the μC during overvoltage and reverse polarity
R _{LHI}	8 kΩ	Protection of the μC during overvoltage and reverse polarity
R _{EDO}	8 kΩ	Protection of the device during overvoltage, reverse polarity of external driver
R _{EDD}	8 kΩ	Protection of the device during overvoltage, reverse polarity of external driver
C _{ADC}	1 nF	μC-ADC voltage spikes filtering
C _{VDD}	100 nF	Logic supply voltage spikes filtering
C _{VS1}	68 nF	Battery voltage spikes filtering
C _{VS2}	100 nF	Battery voltage spikes filtering
$\overline{C_{GND}}$	8.2 nF	Ground voltage spikes filtering (optional for improved robustness against battery voltage transients)
R_{GND}	100 Ω	Ground voltage spikes filtering (optional for improved robustness against battery voltage transients)
R _{REC}	1 kΩ	Ground voltage recycling path (optional for providing a recycle path in case of loss of Battery)
$\overline{Z_1}$	7 V	Protection of μC during overvoltage. Zener diode
$\overline{Z_2}$	P6SMB30	Protection of device during overvoltage. Zener diode
D	BAS70	Protection of device during reverse polarity. Schottky diode



Package Outlines SPOC+ BTS54040-LBE

11 Package Outlines SPOC+ BTS54040-LBE




Figure 11-1 TSON-24-3 Package drawing



Package Outlines SPOC+ BTS54040-LBE




Figure 11-2 TSON-24-3 Package pads and stencil

Green Product (RoHS Compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Note: You can find all of our packages, sorts of packing and others in our Infineon Internet Page "Products": http://www.infineon.com/products.

Data Sheet 61 Rev. 1.0, 2013-03-24

Edition 2013-03-24

Published by Infineon Technologies AG 81726 Munich, Germany © 2013 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Legal Disclaimer for short-circuit capability

Infineon disclaims any warranties and liabilities, whether expressed nor implied, for any short-circuit failures below the threshold limit.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.