

 $\rightarrow \mathsf{Home} \quad \rightarrow \mathsf{Products} \quad \rightarrow \mathsf{Memories} \quad \rightarrow \mathsf{nvSRAM} \, (\mathsf{non\text{-}volatile\ SRAM}) \quad \rightarrow \mathsf{CY14MB064Q2A\text{-}SXQ}$

CY14MB064Q2A-SXQ



Overview

Parametrics

Documents

Order

Support



Newsletter Contact Where to Buy English ▼ 🆀 myInfineon ▼ 🃜 Cart

Parametrics

Parametrics	CY14MB064Q2A-SXQ
Density	64 kBit
Frequency	40 MHz
Interfaces	SPI
Lead Ball Finish	Pure Sn
Operating Temperature min max	-40 °C 105 °C
Operating Voltage min max	2.7 V 3.6 V
Operating Voltage (VCCQ) max	3.6 V
Organization (X x Y)	8Kb x 8
Peak Reflow Temp	260 °C
Publish in NPSG	Υ
Publish in PSG	Υ
Qualification	Industrial(Q)
Speed	-

Documents

> Login to myInfineon to see all documents available

Product Qualification Report



QTP 102204: 1Meg Serial Non-Volatile SRAM Product Family S8 Technology CMI (Fab 4) 🔒 > EN 🔾 Share 08_00 | 2021-11-11 | pdf | 153 KB

Order

Sales Product Name	CY14MB064Q2A-SXQ
OPN Info	CY14MB064Q2A-SXQ
Product Status	active and preferred
Infineon Package name	PG-DSO-8
Standard Package name	
Order online	(F) Buy online
Completely lead free	yes
Halogen free	yes
RoHS compliant	yes
Packing Size	485
Packing Type	TUBE
Moisture Level	
Moisture Packing	DRY

Support

Search the FAQs! Enter your search terms...

Top 6 FAQs. Use the search bar above to show more!

In Asynchronous SRAMs, the address pins (Ax) can be assigned in any bit order. For instance, pin A15 of CPU can be connected to A0 of SRAM, A10 of CPU to A1 of SRAM etc. Address assignment can be made a...

The Byte Power Down (BPD) function, available in certain MOBL™ SRAMs, makes the BHE#-BLE# combination act as chip enable when disabled together. This means that when BHE# and BLE# are...

+ Read more

The minimum /WE pulse required to write the data into a memory cell is called the write pulse width (tPWE). This parameter is determined by how fast the write enabling circuit connects the data input...

+ Read more

Q

The device is an interleaved part. Two adjacent bits of a logical word are separated by 7 other bits. This design scheme significantly reduces the susceptibility of the device to multi-bit...

+ Read more

Load Capacitance of Tri-State data bus of many SRAMs connected together

Eventhough only one SRAM will be using the data bus at a time, it will see the load capacitance due to all other data busses from idle SRAMs. If the pin capaticance of one SRAM's Tri-State Data bus is 15pF a...

+ Read more

In order to enable us to process your inquiry as efficiently as possible and ensure your case is duly reported, we kindly ask you to submit your request via the support form:...

+ Read more

























