

TLE987xQX

Microcontroller with LIN and BLDC MOSFET Driver for Automotive Applications

BE-/BF-Step

User's Manual

Rev. 1.3, 2017-06-27

Automotive Power



1	Overview	
1.1	TLE987xQX product variants	
1.1.1	TLE987xQX Grade 1 derivates	
1.1.2	TLE987xQX Grade 0 derivates	
1.2	Abbreviations	16
2	Block Diagram	18
3	Device Pinout and Pin Configuration	20
3.1	Device Pinout	
3.2	Pin Configuration	
4	Modes of Operation	25
5	Device Register Types	28
6	Power Management Unit (PMU)	29
6.1	Features	
6.2	Introduction	
6.2.1	Block Diagram	
6.2.2	PMU Modes Overview	
6.3	Power Supply Generation Unit (PGU)	
6.3.1	Voltage Regulator 5.0V (VDDP)	
6.3.2	Voltage Regulator 1.5V (VDDC)	
6.3.3	External Voltage Regulator 5.0V (VDDEXT)	
6.3.4	PMU Register Overview	
6.3.5	Register Definition	
6.3.5.1	Power Supply Generation Register	
6.3.5.2	VDDEXT Control Register	
6.4	Power Control Unit	
6.4.1	Power Control Unit - Fail Safe Scenarios	
6.4.1.1	Power Supervision Function of PCU	
6.4.1.2	Watchdog (WDT1) Fail Safe	
6.4.1.3	Main Regulators Fail Safe	50
6.4.1.4	VDDEXT Failure	50
6.4.1.5	Wake-Up from Stop Mode with Reset Fail Safe	50
6.4.2	Register Definition	
6.4.2.1	PMU System Fail Register	52
6.4.2.2	PMU Wake Fail Register	53
6.5	Wake-Up Management Unit (WMU)	54
6.5.1	Functional Description	54
6.5.2	Register Definition	56
6.5.2.1	PMU Wake-Up Configuration Register	57
6.5.2.2	PMU Wake-Up Status Register	63
6.6	Cyclic Management Unit (CMU)	68
6.6.1	Functional Description	68
6.6.2	Cyclic Sense Mode	68
6.6.2.1	Configuration of Cyclic Sense Mode	70
6.6.3	Cyclic Wake Mode	71
6.6.4	Register Definition	71
6.6.4.1	Cyclic Wake Configuration Registers (CYCMU)	72
6.7	Reset Management Unit (RMU)	76



6.7.1	Functional Description	
6.7.2	Register Definition	
6.7.2.1	Reset Management Unit Registers (RMU)	
6.8	PMU Data Storage Area	
6.8.1	Functional Description	
6.8.2	Register Definition	
6.8.2.1	Data Storage Registers	
7	System Control Unit - Digital Modules (SCU-DM)	
7.1	Features	
7.2	Introduction	
7.2.1	Block Diagram	
7.2.2	SCU Register Overview	
7.2.2.1	Register Map	
7.3	Clock Generation Unit	
7.3.1	Low Precision Clock	
7.3.2	High Precision Oscillator Circuit (OSC_HP)	
7.3.2.1	External Input Clock Mode	
7.3.2.2	External Crystal Mode	
7.3.3	Phase-Locked Loop (PLL) Module	
7.3.3.1	Features	
7.3.3.2	PLL Functional Description	
7.3.3.3	Oscillator Watchdog	
7.3.3.4	PLL VCO Lock Detection	
7.3.3.5	Internal Oscillator (OSC_PLL)	
7.3.3.6	Switching PLL Parameters	
7.3.3.7	Oscillator Watchdog Event or PLL Loss of Lock Detection	
7.3.3.8	Oscillator Watchdog Event or Loss of Lock Recovery	
7.3.4	Clock Control Unit	
7.3.4.1	Clock Tree	
7.3.4.2	Startup Control for System Clock	
7.3.5	External Clock Output	
7.3.6	CGU Registers	
7.3.6.1	PLL Oscillator Register	
7.3.6.2	PLL Registers	
7.3.6.3	System Clock Control Registers	
7.3.6.4	Analog Peripherals Clock Control Registers	
7.3.6.5	External Clock Control Register	
7.4	Reset Control	
7.4.1	Types of Reset	
7.4.2	Overview	
7.4.3	Module Reset Behavior	
7.4.4	Functional Description of Reset Types	
7.4.4.1	Power-On / Brown-out Reset	
7.4.4.2	Wake-up Reset	
7.4.4.3	Hardware Reset	
7.4.4.4	WDT1 Reset	
7.4.4.5	WDT / Soft Reset	
7.4.5	Reset Register Description	
7.4.6	Booting Scheme	
7.5	Power Management	
7.5.1	Overview	127



7.5.2	Functional Description	128
7.5.2.1	Slow Down Mode	
7.5.2.2	Stop Mode	128
7.5.2.3	Sleep Mode	
7.5.3	Register Description	
7.6	Interrupt Management	
7.6.1	Overview	132
7.6.1.1	External Interrupts	
7.6.1.2	Extended Interrupts	
7.6.2	Interrupt Node Assignment	
7.6.3	Interrupt Related Registers	
7.6.3.1	Interrupt Event Enable Control	
7.6.3.2	DMA Interrupt Event Enable and Select Control	
7.6.4	Implementation of DMA Request inside the SCU	
7.6.5	NMI Event Flags Handling	
7.7	General Port Control	
7.7.1	Input Pin Function Selection	
7.7.2	Port Output Control	
7.7.3	GPT12 T3IN/T4IN Input Pin Function Selection	
7.8	Flexible Peripheral Management	
7.8.1	Peripheral Management Registers	
7.9	Module Suspend Control	
7.10	Watchdog Timer	
7.10.1	Functional Description	
7.10.2	Register Description	
7.11	Error Detection and Correction Control for Memories	
7.11.1	Error Detection and Correction Control Register	
7.11.2	Error Detection and Correction Status Register	
7.12 7.12.1	Miscellaneous Control	
7.12.1 7.12.2	System Control and Status Registers	
. 12.2		
3	System Control Unit - Power Modules (SCU-PM)	
3.1	Features	
3.2	Introduction	
3.2.1	Block Diagram	
3.3	Clock Watchdog Unit (CWU)	
3.3.1	Fail Safe Functionality of Clock Generation Unit (Clock Watchdog)	
3.3.1.1	Functional Description of Clock Watchdog Module	
3.3.2	Clock Generation Unit Register	
3.4	Interrupt Control Unit (ICU)	
3.4.1	Structure of PREWARN_SUP_NMI	
3.4.2	Interrupt Control Unit Status Register	
3.4.2.1	Interrupt Control Unit Status Overview Register	
3.4.2.2	Interrupt Control Unit - Interrupt Enable Register	
3.5	Power Control Unit for Power Modules (PCU_PM)	
3.5.1 3.5.2	VSD-Overvoltage System Shutdown	
3.5.2 3.5.3	Overtemperature System Shutdown	
3.5.3 3.6	Power Control Unit Register	
3.6.1	Bus Faults	
3.6.1.1	Bus Fault Control Register	
,.U. I. I	Duo Fault Outlin Noglotol	_ 10



9	ARM Cortex-M3 Core	221
9.1	Features	
9.2	Introduction	
9.2.1	Block Diagram	
9.3	Functional Description	
9.3.1	Registers	
9.3.1.1	General-Purpose Registers	
9.3.1.2	Special-Purpose Program Status Registers (xPSR)	
9.4	Summary of Processor Registers	
9.5	Instruction Set Summary	265
10	DMA Controller	269
10.1	Features	269
10.2	Introduction	270
10.2.1	Block Diagram	270
10.3	Functional Description	271
10.3.1	DMA Mode Overview	271
10.3.2	DMA Arbitration Rate	272
10.3.3	Channel Control Data Structure	284
10.4	Register Definition	294
11	Address Space Organization	310
	· · · · · ·	
12	Memory Control Unit	
12.1	Features	
12.2	Introduction	
12.2.1	Block Diagram	
12.3	NVM Module (Flash Memory)	
12.3.1	Definitions	
12.3.1.1	General Definitions	
12.3.2	Functional Description	
12.3.2.1	Basic Block Functions	
12.3.2.2	Memory Cell Array	
12.3.2.3	SFR Accesses	
12.3.2.4	Memory Read	
12.3.2.5	Memory Write	
12.3.2.6	Timing	
12.3.2.7	Verify	
12.3.2.8	Tearing-Safe programming	
12.3.2.9	Disturb handling	
12.3.2.10		
12.3.2.11		
12.3.2.12	3	
12.3.2.13		
12.4	BootROM Module	
12.4.1	BootROM addressing	
12.4.2	BootROM firmware program structure	
12.5	RAM Module	
12.5.1	RAM Addressing	
12.6	Memory Protection Unit (MPU)	
13	Interrupt System	327
13.1	Features	327
13.2	Introduction	327



13.2.1	Overview	
	Functional Description	
13.3.1	Interrupt Node Assignment	
13.3.1.1	Interrupt Node 0 and 1 - GPT12 Timer Module	
13.3.1.2	Interrupt Node 2 - Measurement Unit	
13.3.1.3	Interrupt Node 3 - 10 Bit ADC (ADC1)	
13.3.1.4	Interrupt Nodes 4/5/6/7 - Capture Compare Unit (CCU6)	
13.3.1.5	Interrupt Node 8 and 9 - SSC1/SSC2	
13.3.1.6	Interrupt Node 10 - UART1/LIN Transceiver	
13.3.1.7 13.3.1.8	Interrupt Node 11 - UART2	
13.3.1.8	Interrupt Node 12 - External Interrupt 0/MON	
13.3.1.9 13.3.1.10	Interrupt Node 13 - External Interrupt 1	
13.3.1.10 13.3.1.11		
13.3.1.11 13.3.1.12	Interrupt Node 15 - DMA Controller	
13.3.1.12 13.3.1.13	· · · ·	
13.3.1.13 13.3.2	Interrupt Structure	
13.3.2.1	Interrupt Structure 1	
13.3.3	Interrupt Source and Vector	
13.3.4	Interrupt Priority	
13.4	Interrupt Handling	
13.5	Register Definition	
13.5.1	Interrupt Node Enable Registers	
13.5.2	External Interrupt Control Registers	
13.5.3	Interrupt Flag Registers	
13.6	Interrupt Priority Registers	
14	Watchdog Timer (WDT1)	
14.1	Features	
14.2	Introduction	
14.3	Functional Description	
14.3.1	Modes of Operation	
14.3.2	Normal Operation	
14.4	Register Definition	
15	GPIO Ports and Peripheral I/O	
15.1	Features	
15.1	Introduction	
15.2.1	Port 0 and Port 1	
15.2.2	Port 2	
15.3	General Port Register Description	
15.3.0.1	Port Data Register	
15.3.1	Direction Register	
15.3.2	Open Drain Control Register	
15.3.3	Pull-Up/Pull-Down Device Register	
15.3.3.1	Alternate Input Functions	
15.3.4	Alternate Output Functions	
15.3.5	Register Map	
15.4	TLE987xQX Port Module	
15.4.1	Port 0	
15.4.1.1	Overview	388
15.4.1.2	Port 0 Functions	200



15.4.1.3	Port 0 Register Description	
15.4.2	Port 1	
15.4.2.1	Overview	
15.4.2.2	Port 1 Functions	
15.4.2.3	Port 1 Register Description	
15.4.3	Port 2	
15.4.3.1	Overview	
15.4.3.2	Port 2 Functions	
15.4.3.3	Port 2 Register Description	
15.5	Alternate Function Map	404
16	General Purpose Timer Units (GPT12)	406
16.1	Features	406
16.1.1	Features Block GPT1	406
16.1.2	Features Block GPT2	406
16.2	Introduction	406
16.2.1	Block Diagram GPT1	407
16.2.2	Block Diagram GPT2	
16.3	Timer Block GPT1	
16.3.1	GPT1 Core Timer T3 Control	
16.3.2	GPT1 Core Timer T3 Operating Modes	
16.3.3	GPT1 Auxiliary Timers T2/T4 Control	
16.3.4	GPT1 Auxiliary Timers T2/T4 Operating Modes	
16.3.5	GPT1 Clock Signal Control	
16.3.6	Interrupt Control for GPT1 Timers	
16.3.7	GPT1 Registers	
16.3.7.1	GPT1 Timer Registers	
16.3.7.2	GPT1 Timer Control Registers	
16.3.7.3	GPT1 Timer Interrupt Control Registers	
16.4	Timer Block GPT2	
16.4.1	GPT2 Core Timer T6 Control	
16.4.2	GPT2 Core Timer T6 Operating Modes	
16.4.3	GPT2 Auxiliary Timer T5 Control	
16.4.4	GPT2 Auxiliary Timer T5 Operating Modes	
16.4.5	GPT2 Register CAPREL Operating Modes	
16.4.6	GPT2 Clock Signal Control	
16.4.7	Interrupt Control for GPT2 Timers and CAPREL	
16.4.8	GPT2 Registers	
16.4.8.1 16.4.8.2	GPT2 Timer Registers	
16.4.8.3	GPT2 Timer Control Registers	
16.4.6.3	·	
16.6	Miscellaneous GPT12 Registers	
16.7	Implementation of the GPT12 Module	
16.7.1	Module Connections	
17	Timer2 and Timer21	
17.1	Features	
17.2	Introduction	
17.2.1	Timer2 and Timer21 Modes Overview	
17.3	Functional Description	
17.3.1	Auto-Reload Mode	4/4



17.3.1.1	Up/Down Count Disabled	474
17.3.1.2	Up/Down Count Enabled	476
17.3.2	Capture Mode	477
17.3.3	Count Clock	477
17.4	Module Interfaces	479
17.4.1	Interfaces of the Timer2 and Timer21	479
17.5	Interrupt Generation	480
17.6	Register Definition	481
17.6.1	Timer 2 Registers	481
17.6.1.1	Mode Register	481
17.6.1.2	Control Register	482
17.6.1.3	Timer 2 Reload/Capture Register	484
17.6.1.4	Timer 2 Count Register	485
17.6.2	Register Map	486
18	Timer3	487
18.1	Features	
18.2	Introduction	
18.3	Functional Description	
18.3.1	Timer3 Modes Overview	
18.3.2	Mode 0	
18.3.3	Mode 1a	
18.3.4	Mode 1b	
18.3.5	Mode 2	
18.3.6	Mode 3a	
18.3.7	Mode 3b	
18.4	Interrupts	
18.5	Register Definition	
18.5.1	Timer 3 Control Registers	
	-	
19 19.1	Capture/Compare Unit 6 (CCU6)	
-	Feature Set Overview	
19.2	Introduction	
19.2.1	Block Diagram	
19.3	Operating Timer T12	
19.3.1	T12 Overview	
19.3.2	T12 Counting Scheme	
19.3.2.1 19.3.2.2	Clock Selection	
	Edge-Aligned / Center-Aligned Mode	
19.3.2.3 19.3.3	Single-Shot Mode	
	T12 Compare Mode	
19.3.3.1	Compare Channels	
19.3.3.2	Channel State Bits	
19.3.3.3	Hysteresis-Like Control Mode	
19.3.4	Compare Mode Output Path	
19.3.4.1	Dead-Time Generation	
19.3.4.2	State Selection	
19.3.4.3	Output Modulation and Level Selection	
19.3.5	p	526
19.3.6	T12 Shadow Register Transfer	
19.3.7 19.4	Timer T12 Operating Mode Selection	531
1.ヴ.牛	Operating Timer 113	ijo l



19.4.1	T13 Overview	
19.4.2	T13 Counting Scheme	
19.4.2.1	Clock Selection	
19.4.2.2	T13 Counting	
19.4.2.3	Single-Shot Mode	
19.4.2.4	Synchronization to T12	
19.4.3	T13 Compare Mode	
19.4.4	Compare Mode Output Path	
19.4.5	T13 Shadow Register Transfer	
19.5	Trap Handling	
19.6	Multi-Channel Mode	
19.7	Hall Sensor Mode	
19.7.1	Hall Pattern Evaluation	
19.7.2	Hall Pattern Compare Logic	
19.7.3	Hall Mode Flags	
19.7.4	Hall Mode for Brushless DC-Motor Control	
19.8	General Module Operation	
19.8.1	Input Selection	
19.9	Module Interfaces	
19.9.1	Interfaces of the CCU6 Module	
19.10	Interrupt Handling	
19.10.1	Interrupt Structure	
19.11	Register Definition	
19.11.1	CCU6 Register Description	
19.11.1.1	, ,	
19.11.2	Timer 12 – Related Registers	
19.11.3	Timer 13 – Related Registers	
19.11.4	Capture/Compare Control Registers	
19.11.5	Global Modulation Control Registers	
19.11.6	Multi-Channel Modulation Control Registers	
19.11.7	Interrupt Control Registers	
19.11.8	Register Map	602
20	UART1/UART2	603
20.1	Features	
20.2	Introduction	
20.2.1	Block Diagram	
20.3	UART Modes	
20.3.1	Mode 0, 8-Bit Shift Register, Fixed Baud Rate	
20.3.2	Mode 1, 8-Bit UART, Variable Baud Rate	
20.3.3	Mode 2, 9-Bit UART, Fixed Baud Rate	
20.3.4	Mode 3, 9-Bit UART, Variable Baud Rate	
20.4	Multiprocessor Communication	
20.5	Baud Rate Generation	
20.5.1	Baud-rate Generator	
20.6	LIN Support in UART	
20.6.1	LIN Protocol	
20.6.2	LIN Header Transmission	
20.6.2.1	Automatic Synchronization to the Host	
20.6.2.2	Initialization of Break/Synch Field Detection Logic	
20.6.2.3	Baud Rate Range Selection	
20.6.2.4	LIN Baud Rate Detection	



20.7	Module Interfaces	
20.8	Interrupts	
20.9	Register Definition	
20.9.1	UART Registers	
20.9.1.1	UART Control Registers	
20.9.1.2	Baud-Rate Generator Control and Status Registers	
20.9.1.3	Baud-Rate Generator Timer/Reload Registers	
20.9.2	Register Map	627
21	LIN Transceiver	628
21.1	Features	628
21.2	Introduction	629
21.2.1	Block Diagram	629
21.3	Functional Description	629
21.3.1	LIN Transceiver Modes	630
21.3.2	LIN Transceiver Status for Mode Selection	633
21.3.3	LIN Transceiver Error Handling	633
21.3.4	Slope Modes	634
21.3.5	LIN Transceiver Slope Mode Status	634
21.4	Register Definition	635
22	High-Speed Synchronous Serial Interface (SSC1/SSC2)	638
22.1	Features	638
22.2	Introduction	639
22.2.1	Block Diagram	639
22.3	Functional Description	640
22.3.1	SSC1 and SSC2 Modes Overview	640
22.3.2	Operating Mode Selection	641
22.3.3	Full-Duplex Operation	642
22.3.4	Half-Duplex Operation	645
22.3.5	Continuous Transfers	645
22.3.6	Baud Rate Generation	646
22.3.7	Error Detection Mechanisms	647
22.3.7.1	Port Control	
22.4	Module Interfaces	
22.4.1	Interfaces of the SSC Module	
22.5	Interrupts	
22.6	Register Definition	
22.6.1	SSC1 and SSC2 Register Definition	
22.6.2	Port Input Select Register	
22.6.2.1	Configuration Register	
22.6.3	Baud Rate Timer Reload Register	
22.6.4	Transmitter Buffer Register	
22.6.5	Receiver Buffer Register	
22.6.6	Register Map	
23	Measurement Unit	
23.1	Features	
23.2	Introduction	
23.2.1	Block Diagram	
23.2.1.1	Block Diagram BEMF Comparator	
23.2.2	Measurement Unit Register Overview	
23.3	8-bit - 10 Channel ADC Core (ADC2)	662



23.3.1	8-bit ADC Channel Allocation	663
23.3.2	Transfer Characteristics of ADC2	663
23.3.3	Detailed ADC2 Measurement Channel Description	664
23.3.4	8-bit - 10 Channel Control Registers	664
23.4	VDH Input Voltage Attenuator	665
23.4.1	Functional Description	
23.4.2	VDH Input Attenuator Control Register	665
23.5	BEMF Comparators	668
23.5.1	Functional Description	668
23.5.1.1	Postprocessing of BEMF Comparator Signals	668
23.5.2	BEMF Comparators Control and Status Register	
23.6	Central and PMU Regulator Temperature Sensor	
23.6.1	Functional Description	
23.6.2	Temperature Sensor Control Register	
23.7	Supplement Modules	
23.7.1	Functional Description	
23.7.1.1	ADC2 Functional Safety Feature	
23.7.2	Supplement Modules Control and Status Register	678
24	Measurement Core Module (incl. ADC2)	680
24.1	Features	680
24.2	Introduction	680
24.2.1	Block Diagram	680
24.2.2	Measurement Core Module Modes Overview	681
24.3	ADC2 - Core (8-bit ADC)	681
24.3.1	Functional Description	
24.3.2	ADC2 Control Registers	
24.4	Channel Controller	
24.4.1	Functional Description	684
24.4.2	Channel Controller Control Registers	
24.5	Calibration Unit	
24.5.1	Functional Description	
24.5.1.1	Method for determining the Calibration Parameters	
24.5.1.2	Setup of Calibration Unit	
24.5.2	Calibration Unit Control Registers	
24.6	IIR-Filter	
24.6.1	Functional Description	
24.6.1.1	Step Response	
24.6.2	IIR Filter Control Registers	
24.7	Signal Processing	
24.7.1	Functional Description	
24.7.2	Postprocessing Control Registers	
24.8	Start-up Behavior after Reset	
24.9	Postprocessing Default Values	
25	10-Bit Analog Digital Converter (ADC1)	
25.1	Features	
25.2	Introduction	
25.2.1	Block Diagram	
25.2.2	ADC1 Modes Overview	
25.3	ADC1 - Core (10-Bit ADC)	
25.3.1	Functional Description	759



25.3.2 25.4	ADC1 Control and Status Registers	764
25.4.1 25.4.2	Functional Description	
25.5	Conversion Result Handling	
25.5.1	Functional Description	779
25.5.2	Result Registers	
25.6	DMA Requests	
25.7	Interrupts	
25.7.1 25.8	Interrupt Registers	
25.8 25.8.1	ADC1 Hardware Trigger Selection	
26 26.1	High-Voltage Monitor Input	
26.1 26.2	Introduction	
26.2.1	Block Diagram	
26.3	Functional Description	
26.4	Register Definition	
26.4.1	Monitor Input Registers	
27	Bridge Driver (incl. Charge Pump)	803
27.1	Features	
27.2	Introduction	803
27.2.1	Block Diagram	804
27.2.2	General	804
27.3	Functional Description	
27.3.1	Normal Operation	
27.3.2	Slew Rate Control	
27.3.3	PWM Operation	
27.3.4	Supply-Generation of Driver	
27.3.4.1	Clock Generator of Driver Supply	
27.3.5	Overcurrent Detection - VDS measurement	
27.3.6 27.3.7	OFF-State Short Circuit Detection	
27.3.7 27.4	Application Hints	
27. 4 27.4.1	Bridge Driver Diagnosis	
27.4.1.1	Off-Diagnosis	
27.4.1.2	On-Diagnosis	
27.4.1.3	Open-Load Detection	
27.5	Register Definition	
27.5.1	Driver Register	817
27.5.2	Driver Trimming Register	830
27.5.3	Charge Pump Control and Status Register	834
28	Current Sense Amplifier	837
28.1	Features	837
28.2	Introduction	
28.2.1	Block Diagram	
28.2.2	Recommended Offset Calibration	
28.3	Functional Description	
28.3.1	ADC Code Calculation	
28.4	Register Definition	841

TLE987xQX



T -	L		_£	0-	-4-	4
ıα	D	ıe	OΤ	Co	nte	nt

BLDC Driver ESD Immunity According to IEC61000-4-2	
Revision History	



Microcontroller with LIN and BLDC MOSFET Driver for **Automotive Applications**

TLE987xQX





Overview

Summary of Features

- 32 bit ARM Cortex M3 Core
 - up to 40 MHz clock frequency
 - one clock per machine cycle architecture
- On-chip memory
 - up to 128 kByte Flash including
 - 4 kByte EEPROM (emulated in Flash)
 - 512 Byte 100 Time Programmable Memory (100TP)
 - up to 6 kByte RAM
 - Boot ROM for startup firmware and Flash routines
- On-chip OSC and PLL for clock generation
 - PLL loss-of-lock detection
- MOSFET driver including charge pump
- 10 general-purpose I/O Ports (GPIO)
- 5 analog inputs, 10-bit A/D Converter (ADC1)
- 16-bit timers GPT12, Timer 2, Timer 21 and Timer 3
- Capture/compare unit for PWM signal generation (CCU6)
- 2 full duplex serial interfaces (UART) with LIN support (for UART1 only)
- 2 synchronous serial channels (SSC)
- On-chip debug support via 2-wire SWD
- 1 LIN 2.2 transceiver, excluding TLE9871 variants
- Bidirectional PWM interface, TLE9871 variants
- 1 high voltage monitoring input
- Single power supply from 5.5 V to 27 V
- Extended power supply voltage range from 3 V to 28 V
- Low-dropout voltage regulators (LDO)
- High speed operational amplifier for motor current sensing via shunt
- 5 V voltage supply for external loads (e.g. Hall sensor)
- Core logic supply at 1.5 V
- Programmable window watchdog (WDT1) with independent on-chip clock source
- Power saving modes
 - MCU slow-down Mode
 - Sleep Mode
 - Stop Mode
 - Cyclic wake-up Sleep Mode

© Infineon	
VOEN_48_31	

VQFN-48-31

Туре	Package	Marking
TLE987xQX	VQFN-48-31	



Overview

- · Power-on and undervoltage/brownout reset generator
- Overtemperature protection
- · Short circuit protection
- Loss of clock detection with fail safe mode entry for low system power consumption
- Temperature Range T_J: -40 °C up to 150 °C
- Package VQFN-48 with LTI feature
- Green package (RoHS compliant)
- AEC qualified

1.1 TLE987xQX product variants

This chapter lists the product variants for which this document applies to.

1.1.1 TLE987xQX Grade 1 derivates

The following table lists the Grade 1 derivates.

Table 1 Grade 1 derivates

Product Name	Max. operating Frequency [MHz]	Flash Size [KB]	RAM Size [KB]	Tj [°C]
TLE9871QXA20	24	36	3	-40+150
TLE9877QXA20	24	64	6	-40+150
TLE9877QXA40	40	64	6	-40+150
TLE9879QXA40	40	128	6	-40+150

1.1.2 TLE987xQX Grade 0 derivates

The following table lists the Grade 0 derivates.

Table 2 Grade 0 derivates

Product Name	Max. operating Frequency [MHz]	Flash Size [KB]	RAM Size [KB]	Tj [°C]
TLE9873QXW40	40	48	3	-40+175
TLE9877QXW40	40	64	6	-40+175
TLE9879QXW40	40	128	6	-40+175



Overview

1.2 Abbreviations

The following acronyms and terms are used within this document. List see in Table 3.

Table 3 Acronyms

Table 5 Actoriyins						
Acronyms	Name					
AHB	Advanced High-Performance Bus					
APB	Advanced Peripheral Bus					
CCU6	Capture Compare Unit 6					
CGU	Clock Generation Unit					
CLKMU	Clock Management Unit					
CMU	Cyclic Management Unit					
СР	Charge Pump for MOSFET driver					
CSA	Current Sense Amplifier					
DPP	Data Post Processing					
ECC	Error Correction Code					
EEPROM	Electrically Erasable Programmable Read Only Memory					
EIM	Exceptional Interrupt Measurement					
FSM	Finite State Machine					
GPIO	General Purpose Input Output					
H-Bridge	Half Bridge					
ICU	Interrupt Control Unit					
IEN	Interrupt Enable					
IIR	Infinite Impulse Response					
LDM	Load Instruction					
LDO	Low DropOut voltage regulator					
LIN	Local Interconnect Network					
LSB	Least Significant Bit					
LTI	Lead Tip Inspection					
MCU	Memory Control Unit					
MF	Measurement Functions					
MSB	Most Significant Bit					
MPU	Memory Protection Unit					
MRST	Master Receive Slave Transmit					
MTSR	Master Transmit Slave Receive					
MU	Measurement Unit					
NMI	Non Maskable Interrupt					
NVIC	Nested Vector Interrupt Controller					
NVM	Non-Volatile Memory					
OTP	One Time Programmable					
OSC	Oscillator					



Overview

Table 3 Acronyms

Acronym						
Acronyms	Name					
PBA	Peripheral Bridge					
PC	Program Counter					
PCU	Power Control Unit					
PD	Pull Down					
PGU	Power supply Generation Unit					
PLL	Phase Locked Loop					
PMU	Power Management Unit					
PPB	Private Peripheral Bus					
PSW	Program Status Word					
PU	Pull Up					
PWM	Pulse Width Modulation					
RAM	Random Access Memory					
RCU	Reset Control Unit					
RMU	Reset Management Unit					
ROM	Read Only Memory					
SCU-DM	System Control Unit - Digital Modules					
SCU-PM	System Control Unit - Power Modules					
SFR	Special Function Register					
SOW	Short Open Window (for WDT)					
SPI	Serial Peripheral Interface					
SSC	Synchronous Serial Channel					
STM	Store Instruction					
SWD	ARM Serial Wire Debug					
TCCR	Temperature Compensation Control Register					
TMS	Test Mode Select					
TSD	Thermal Shut Down					
UART	Universal Asynchronous Receiver Transmitter					
VBG	Voltage reference Band Gap					
VCO	Voltage Controlled Oscillator					
VPRE	Pre Regulator					
WDT	Watchdog Timer in SCU-DM					
WDT1	Watchdog Timer in SCU-PM					
WMU	Wake-up Management Unit					
100TP	100 Time Programmable					
	•					



Block Diagram

2 Block Diagram




Figure 1 Block Diagram TLE987xQX, except TLE9871 variants



Block Diagram




Figure 2 Block Diagram TLE9871 variants only



3 Device Pinout and Pin Configuration

3.1 Device Pinout




Figure 3 Device Pinout, TLE987xQX excluding TLE9871 variants






Figure 4 Device Pinout, TLE9871 variants only



3.2 Pin Configuration

After reset, all pins are configured as input (except supply and LIN pins) with one of the following settings:

- Pull-up device enabled only (PU)
- Pull-down device enabled only (PD)
- Input with both pull-up and pull-down devices disabled (I)
- Output with output stage deactivated = high impedance state (Hi-Z)

The functions and default states of the TLE987xQX external pins are provided in the following table.

Type: indicates the pin type.

- I/O: Input or output
- I: Input only
- O: Output only
- P: Power supply

Not all alternate functions listed.

Table 4 Pin Definitions and Functions

Symbol	Pin Number	Туре	Reset State ¹⁾	Function	
P0				functions of	5-bit bidirectional general purpose I/O port. Alternate can be assigned and are listed in the port description. tion is listed below.
P0.0	21	I/O	I/PU	SWD	Serial Wire Debug Clock
P0.1	23	I/O	I/PU	GPIO	General Purpose IO Alternate function mapping see Table 83
P0.2	25	I/O	I/PD	GPIO	General Purpose IO Alternate function mapping see Table 83 Note: For a functional SWD connection this GPIO must be tied to zero!
P0.3	24	I/O	I/PU	GPIO	General Purpose IO Alternate function mapping see Table 83
P0.4	18	I/O	I/PD	GPIO	General Purpose IO Alternate function mapping see Table 83
P1				functions of	5-bit bidirectional general purpose I/O port. Alternate can be assigned and are listed in the Port description. pal functions are listed below.
P1.0	15	I/O	I	GPIO	General Purpose IO Alternate function mapping see Table 86
P1.1	16	I/O	I	GPIO	General Purpose IO Alternate function mapping see Table 86
P1.2	17	I/O	1	GPIO	General Purpose IO Alternate function mapping see Table 86
P1.3	26	I/O	I	GPIO	General Purpose IO, used for Inrush Transistor Alternate function mapping see Table 86
P1.4	27	I/O	1	GPIO	General Purpose IO Alternate function mapping see Table 86



 Table 4
 Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Type	Reset State ¹⁾	Function	
P2				Port 2 Port 2 is a 5-bit general purpose input-only port. Alternate functions can be assigned and are listed in the Port description. Main function is listed below.	
P2.0/XTAL1	29	1/1	I	ANO ADC analog input 0 Alternate function mapping see Table 89	
P2.2/XTAL2	30	I/O	1	AN2 ADC analog input 2 Alternate function mapping see Table 89	
P2.3	35	I	I	AN3 ADC analog input 3 Alternate function mapping see Table 89	
P2.4	32	I	I	AN4 ADC analog input 4 Alternate function mapping see Table 89	
P2.5	31	I	I	AN5 ADC analog input 5 Alternate function mapping see Table 89	
Power Supply	/		·		
VS	45	Р	_	Battery supply input	
VDDP	40	Р	_	²⁾ I/O port supply (5.0 V). Connect external buffer capacitor.	
VDDC	38	Р	_	³⁾ Core supply (1.5 V during Active Mode). Do not connect external loads, connect external buffer capacitor.	
VDDEXT	41	Р	_	External voltage supply output (5.0 V, 20 mA)	
GND	19	Р	_	GND digital	
GND	28	Р	_	GND digital	
GND	39	Р	_	GND analog	
Monitor Input		1			
MON	14		_	High Voltage Monitor Input	
LIN Interface,	excluding TLE	- E9871 va	ariants		
LIN	43	I/O	_	LIN bus interface input/output	
GND_LIN	42	Р	_	LIN ground	
PWM Interfac	e, TLE9871 var	riants o	nly		
PWM_IO	43	I/O	_	PWM interface input/output	
GND_PWM	42	Р	_	PWM ground	
Charge Pump)			-	
CP1H	48	Р	_	Charge Pump Capacity 1 High, connect external C	
CP1L	1	Р	_	Charge Pump Capacity 1 Low, connect external C	
CP2H	3	Р	_	Charge Pump Capacity 2 High, connect external C	
CP2L	4	Р	_	Charge Pump Capacity 2 Low, connect external C	
VCP	2	Р	_	Charge Pump Capacity	
VSD	47	Р	_	Battery supply input for Charge Pump	
MOSFET Driv	er	I			



 Table 4
 Pin Definitions and Functions (cont'd)

Symbol	Pin Number	Туре	Reset State ¹⁾	Function	
VDH	44	Р	_	Voltage Drain High Side MOSFET Driver	
SH3	46	Р	_	Source High Side FET 3	
SH2	6	Р	_	Source High Side FET 2	
GH2	7	Р	_	Gate High Side FET 2	
SH1	8	Р	_	Source High Side FET 1	
GH1	9	Р	_	Gate High Side FET 1	
SL	10	Р	_	Source Low Side FET	
GL2	12	Р	_	Gate Low Side FET 2	
GL1	13	Р	_	Gate Low Side FET 1	
GH3	5	Р	_	Gate High Side FET 3	
GL3	11	Р	_	Gate Low Side FET 3	
Others		·	+		
GND_REF	33	Р	_	GND for VAREF	
VAREF	34	I/O	_	5V ADC1 reference voltage, optional buffer or input	
OP1	37	I	_	Negative operational amplifier input	
OP2	36	I	_	Positive operational amplifier input	
TMS	20	I I/O	I/PD	TMS Test Mode Select input SWD Serial Wire Debug input/output	
RESET	22	I/O	_	Reset input, not available during Sleep Mode	
EP	_	_	_	Exposed Pad, connect to GND	

¹⁾ Only valid for digital IOs

²⁾ Also named VDD5V.

³⁾ Also named VDD1V5.



Modes of Operation

4 Modes of Operation

This highly integrated circuit contains analog and digital functional blocks. An embedded 32-bit microcontroller is available for system and interface control. On-chip, low-dropout regulators are provided for internal and external power supply. An internal oscillator provides a cost effective clock that is particularly well suited for LIN communications. A LIN transceiver is available as a communication interface. Driver stages for a Motor Bridge or BLDC Motor Bridge with external MOSFET are integrated, featuring PWM capability, protection features and a charge pump for operation at low supply voltage. A 10-bit SAR ADC is implemented for high precision sensor measurement. An 8-bit ADC is used for diagnostic measurements.

The Micro Controller Unit supervision and system protection (including a reset feature) is complemented by a programmable window watchdog. A cyclic wake-up circuit, supply voltage supervision and integrated temperature sensors are available on-chip.

All relevant modules offer power saving modes in order to support automotive applications connected to terminal 30. A wake-up from power-save mode is possible via a LIN bus message, via the monitoring input or using a programmable time period (cyclic wake-up).

Featuring LTI, the integrated circuit is available in a VQFN-48-31 package with 0.5 mm pitch, and is designed to withstand the severe conditions of automotive applications.

The TLE987xQX has several operation modes mainly to support low power consumption requirements.

Reset Mode

The Reset Mode is a transition mode used e.g. during power-up of the device after a power-on reset, or after wake-up from Sleep Mode. In this mode, the on-chip power supplies are enabled and all other modules are initialized. Once the core supply VDDC is stable, the device enters Active Mode. If the watchdog timer WDT1 fails more than four times, the device performs a fail-safe transition to Sleep Mode.

Active Mode

In Active Mode, all modules are activated and the TLE987xQX is fully operational.

Stop Mode

Stop Mode is one of two major low power modes. The transition to the low power modes is performed by setting the corresponding bits in the mode control register. In Stop Mode the embedded microcontroller is still powered, allowing faster wake-up response times. Wake-up from this mode is possible through LIN bus activity, by using the high-voltage monitoring pin or the corresponding 5V GPIOs.

Stop Mode with Cyclic Wake-Up

The Cyclic Wake-Up Mode is a special operating mode of the Stop Mode. The transition to the Cyclic Wake-Up Mode is done by first setting the corresponding bits in the mode control register followed by the Stop Mode command. In addition to the cyclic wake-up behavior (wake-up after a programmable time period), asynchronous wake events via the activated sources (LIN and/or MON) are available, as in normal Stop Mode.

Sleep Mode

The Sleep Mode is a low-power mode. The transition to the low-power mode is done by setting the corresponding bits in the MCU mode control register or in case of failure, see below. In Sleep Mode the embedded microcontroller power supply is deactivated allowing the lowest system power consumption. A wake-up from this mode is possible by LIN bus activity, the High Voltage Monitor Input pin or Cyclic Wake-up.

Sleep Mode in Case of Failure



Modes of Operation

Sleep Mode is activated after 5 consecutive watchdog failures or in case of supply failure (5 times). In this case, MON is enabled as the wake source and Cyclic Wake-Up is activated with 1s of wake time.

Sleep Mode with Cyclic Wake-Up

The Cyclic Wake-Up Mode is a special operating mode of the Sleep Mode. The transition to Cyclic Wake-Up Mode is performed by first setting the corresponding bits in the mode control register followed by the Sleep and Stop Mode command. In addition to the cyclic wake-up behavior (wake-up after a programmable time period), asynchronous wake events via the activated sources (LIN and/or MON) are available, as in normal Sleep Mode.

When using Sleep Mode with cyclic wake-up the voltage regulator is switched off and started again with the wake. A limited number of registers is buffered during sleep, and can be used by SW e.g. for counting sleep/wake cycles.

MCU Slow Down Mode

In MCU Slow Down Mode the MCU frequency is reduced for saving power during operation. LIN communication is still possible. LS MOSFET can be activated.

Wake-Up Source Prioritization

All wake-up sources have the same priority. In order to handle the asynchronous nature of the wake-up sources, the first wake-up signal will initiate the wake-up sequence. Nevertheless all wake-up sources are latched in order to provide all wake-up events to the application software. The software can clear the wake-up source flags. This is to ensure that no wake-up event is lost.

As default wake-up source, the MON input is activated after power-on reset only. Additionally, the device is in Cyclic Wake-Up Mode with the max. configurable dead time setting.

The following table shows the possible power mode configurations including the Stop Mode.

Table 5 Power Mode Configurations

Module/Function	Active Mode	Stop Mode	Sleep Mode	Comment
VDDEXT	ON/OFF	ON (no dynamic load)/OFF	OFF	-
Bridge Driver	ON/OFF	OFF	OFF	
LIN TRx	ON/OFF	wake-up only/ OFF	wake-up only/ OFF	-
VS sense ON/OFF brownout detection		brownout detection	POR on VS	brownout det. done in PCU
GPIO 5V (wake-up)	n.a.	disabled/static	OFF	_
GPIO 5V (active)	ON	ON	OFF	_
WDT1	ON	OFF	OFF	_
CYCLIC WAKE n.a.		cyclic wake-up/ cyclic sense/OFF	cyclic wake-up/ OFF	_
Measurement	ON ¹⁾	OFF	OFF	_
MCU ON/slow-down/STOP		STOP ²⁾	OFF	-
CLOCK GEN (MC)	ON	OFF	OFF	_
LP_CLK (18 MHz)	ON	OFF	OFF	WDT1
LP_CLK2 (100 kHz)	ON/OFF	ON/OFF	ON/OFF	for cyclic wake-up



Modes of Operation

- 1) May not be switched off due to safety reasons
- 2) MC PLL clock disabled, MC supply reduced to 0.9 V

Wake-Up Levels and Transitions

The wake-up can be triggered by rising, falling or both signal edges for the monitor input, by LIN or by cyclic wake-up.



Device Register Types

5 Device Register Types

The following register types are used within this device. List see in **Table 6**.

Table 6 Register Types

Туре	can be mo	dified by		Description
	Hardware	Firmware	Software	
r	yes	no	no	read-only flag
rh	yes	no	no	read-only flag which is modified by hardware
rhc	yes	no	yes	read-only flag which status can be clear by a read operation
rw	no	no	yes	bit can be read or written
rwp	yes	yes	no	protected bit; read operation is always possible
rwp2	yes	yes	yes	protected bit; protection can be removed by writing scu password.
rwh	yes	no	yes	bit can be written by hardware and software; hardware has priority
rwh1	yes	no	yes	bit can be set by software and is cleared by hardware; hardware has priority.
rwc	yes	no	yes	bit can be written by hardware and software; writing to register with any value clears the status.
rwd	no	no	yes	bit can be read/written by software. Write is delayed for synch. purpose
rwhir	yes	no	yes	bit can be written by hardware and software; hardware has only priority to clear the bit.
W	yes	yes	yes	bit can be written by hardware or software; this bit can only be set by software; it is cleared by hardware.
wh	yes	no	yes	bit can be written by hardware and software; hardware has priority
wi	no	yes	yes	bit can be written by hardware or software; this bit can only be set by software; it is cleared by hardware.



6 Power Management Unit (PMU)

6.1 Features

- System modes control (startup, sleep, stop and active)
- Power management (cyclic wake-up)
- Control of system voltage regulators with diagnosis (overload, short, overvoltage)
- Fail safe mode detection and operation in case of system errors (watchdog fail)
- Wake-up sources configuration and management (LIN, MON, GPIOs)
- System error logging

6.2 Introduction

The power management unit is responsible for generating all required voltage supplies for the embedded MCU (VDDC, VDDP) and the external supply (VDDEXT). The power management unit is designed to ensure fail-safe behavior of the system IC by controlling all system modes including the corresponding transitions. Additionally, the PMU provides well defined sequences for the system mode transitions and generates hierarchical reset priorities. The reset priorities control the reset behavior of all system functionalities especially the reset behavior of the embedded MCU. All these functions are controlled by a state machine. The system master functionality of the PMU make use of an independent logic supply and system clock. For this reason, the PMU has an "Internal logic supply and system clock" module which works independently of the MCU clock.

User's Manual 29 Rev. 1.3, 2017-06-27



6.2.1 Block Diagram

The following figure shows the structure of the Power Management Unit. **Table 7** describes the submodules in more detail.




Figure 5 Power Management Unit Block Diagram

Table 7 Description of PMU Submodules

Mod. Name	Modules	Functions
Power Down Supply	Independent supply voltage generation for PMU	This supply is dedicated to the PMU to ensure an independent operation from generated power supplies (VDDP, VDDC).
LP_CLK (= 18 MHz)	- Clock source for all PMU submodules - Backup clock source for System - Clock source for WDT1	This ultra low power oscillator generates the clock for the PMU. This clock is also used as backup clock for the system in case of PLL Clock failure and as an independent clock source for WDT1.
LP_CLK2 (= 100 kHz)	Clock source for PMU	This ultra low power oscillator generates the clock for the PMU in Stop Mode and in the cyclic modes.
Peripherals	Peripheral blocks of PMU	These blocks include the analog peripherals to ensure a stable and fail-safe PMU startup and operation (bandgap, bias).



Table 7 Description of PMU Submodules (cont'd)

Mod. Name	Modules	Functions
Power Supply Generation Unit (PGU)	Voltage regulators for VDDP and VDDC	This block includes the voltage regulators for the pad supply (VDDP) and the core supply (VDDC).
VDDEXT	Voltage regulator for VDDEXT to supply external modules (e.g. sensors)	This voltage regulator is a dedicated supply for external modules and can also be used for cyclic sense operations (e.g. with hall sensor).
PMU-SFR	All Extended Special Function registers that are relevant to the PMU.	This module contains all registers needed to control and monitor the PMU.
PMU-PCU	Power Control Unit of the PMU	This block is responsible for controlling all power related actions within the PGU Module. It also contains all regulator related diagnostics such as undervoltage and overvoltage detection as well as overcurrent and short circuit diagnostics.
PMU-WMU	Wake-Up Management Unit of the PMU	This block is responsible for controlling all wake-up related actions within the PMU Module.
PMU-CMU	Cyclic Management Unit of the PMU	This block is responsible for controlling all actions in cyclic mode.
PMU-RMU	Reset Management Unit of the PMU	This block generates resets triggered by the PMU such as undervoltage or short circuit reset, and passes all resets to the relevant modules and their register.



6.2.2 PMU Modes Overview

The following state diagram shows the available modes of the device.




Figure 6 Power Management Unit System Modes

Active Mode

In Active Mode the Power Management Unit releases the reset of the embedded MCU and the application software takes control of the system. Now the PMU is responsible for supplying and supervising the embedded system. The supervision functionality of the PMU monitors the output voltage/current of the generated supplies and the status information of the system watchdog (WDT1).

Sleep Mode

The Sleep Mode is the power saving mode where the lowest power consumption is achieved. In this mode the PMU resets all system functionalities and switches off all voltage supplies (VDDP, VDDC, VDDEXT) which are generated in the PMU. The only submodules of the PMU which stay active are the ones responsible for controlling the wake-up procedure of the system. **Figure 7** shows the Sleep Mode entry procedure.






Figure 7 Sleep Mode Entry Timing

The arrows in the diagram above display a causal connection between the various steps and not necessarily a voltage based connection.

The Sleep Mode is terminated by a LIN pulse or a corresponding (rising edge / falling edge) activity at the MON input. The PMU processes the wake-up information in an independent State Machine FSM which starts the PMU internal system clock to process the startup sequences in a synchronous way. A successful startup sequence enters the startup Mode automatically. **Figure 8** illustrates the wake via LIN.



The Sleep Mode can be terminated by synchronous wake-up events too. If this is desired, the PMU must be configured by setting the corresponding SFRs. A synchronous wake-up can be configured using the Cyclic Sense. If these synchronous wake-up events are configured then the power consumption of the PMU increases in Sleep Mode. The increased current consumption is caused by an oscillator which generates the needed time base (typically 100 kHz).

The wake-up procedure from Sleep Mode via MON pins (instead of LIN) follows the same sequence as shown in Figure 8.




Figure 8 Sleep Mode LIN Wake-Up Timing



The arrows in the diagram above display a causal connection between the various steps and not necessarily a voltage based connection.

Stop Mode (also named Power Down Mode)

The objective of the Stop Mode is to provide a Low Power Mode where the data retention feature for the embedded MCU and the special function registers (SFRs). In the Stop Mode the core supply voltage VDDC goes from 1.5 V to 0.9 V with the objective to reduce leakage current as much as possible. During the Stop Mode the dynamic behavior (load jumps) of the PMU internally generated voltage supplies are limited. The corresponding limitation is given by the external buffer capacitor at the VDDC/VDDP pin. The figure below shows the Stop Mode entry sequence.






Figure 9 Stop Mode Entry Timing

The arrows in the diagram above display a causal connection between the various steps and not necessarily a voltage based connection.

The asynchronous wake-up works using a LIN message or an event (rising edge/falling edge) at the MON input. Stop Mode terminates by an event at one of the GPIO pins. The wake-up configuration of every MON and GPIO input is stored in the corresponding SFR. The configuration for the high-voltage input (MON) are used for Stop-exit and Sleep-exit (same SFR). The Stop Mode terminates by using one of the synchronous wake-up features. The synchronous wake-up features are separated in Cyclic Sense and wake-up after time-out (Cyclic Wake). Both of these wake-up procedures work similarly to the Sleep-exit. In Cyclic Sense mode, both the MON inputs as well as the GPIOs can be evaluated and a transition will cause a termination of the Stop Mode. The sensing period for



MON inputs and GPIOs is generated with the same time base (typically 100 kHz). The sensing period is set in the CNF_CYC_SENSE. To bias the external load of the GPIOs, the supply voltage VDDEXT may switch on for the sensing time. Only during this sensing time the PMU evaluates the corresponding GPIO. In case of a valid wake-up signal the PMU goes to Active Mode and the application software takes control over the system. If no valid wake-up information is available, then the external supply VDDEXT switches off until the configured sensing period starts again.



6.3 Power Supply Generation Unit (PGU)

As shown in the diagram below the Power Supply Generation consists of the following modules:

Submodules of PGU are:

- Power Down Supply: independent analog supply voltage generation for Power Control Unit logic, for VDDP Regulator and for VDDC Regulator.
- **VPRE:** analog supply voltage pre-regulator. Purpose of this regulator is the power dissipation reduction for the following regulator stages.
- VDDP: 5V digital voltage regulator used for internal modules and all GPIOs.
- VDDC: 1.5V digital voltage regulator used for internal microcontroller modules and core logic.
- PCU: Power Control Unit responsible for supervising and controlling 5V regulator and 1.5V regulator.




Figure 10 Power Supply Generation Block Diagram

6.3.1 Voltage Regulator 5.0V (VDDP)

This module represents the 5 V voltage regulator, which provides the pad supply for the parallel port pins and other 5 V analog functions (e.g. LIN Transceiver).

Features

- 5 V low-drop voltage regulator
- · Overcurrent monitoring and shutdown with MCU signaling (interrupt)
- Overvoltage monitoring with MCU signaling (interrupt)



- Undervoltage monitoring with MCU signaling (interrupt)
- Undervoltage monitoring with reset (Undervoltage Reset, V_{DDPUV})
- Pre-Regulator for VDDC Regulator
- GPIO Supply
- Pull Down Current Source at the output for Sleep Mode only (typ. 5 mA)

The output capacitor C_{VDDP} is mandatory to ensure proper regulator functionality.




Figure 11 Module Block Diagram of VDDP Voltage Regulator



6.3.2 Voltage Regulator 1.5V (VDDC)

This module represents the 1.5 V voltage regulator, which provides the supply for the microcontroller core, the digital peripherals and other internal analog 1.5 V functions (e.g. ADC2) of the chip. To further reduce the current consumption of the MCU during Stop Mode the output voltage can be lowered to 0.9 V.

Features

- 1.5 V low-drop voltage regulator
- · Overcurrent monitoring and shutdown with MCU signaling (interrupt)
- Overvoltage monitoring with MCU signaling (interrupt)
- Undervoltage monitoring with MCU signaling (interrupt)
- · Undervoltage monitoring with reset
- Pull Down Current Source at the output for Sleep Mode only (typ. 100 μA)

The output capacitor C_{VDDC} is mandatory to ensure a proper regulator functionality.




Figure 12 Module Block Diagram of VDDC Voltage Regulator



6.3.3 External Voltage Regulator 5.0V (VDDEXT)

This module represents the 5 V voltage regulator, which serves as a supply for external circuits. It can be used e.g. to supply an external sensor, LEDs or potentiometers.

Features

- Switchable +5 V, low-drop voltage regulator
- · Switch-on overcurrent blanking time in order to drive small capacitive loads
- Overcurrent monitoring and shutdown with MCU signaling (interrupt)
- Overvoltage monitoring with MCU signaling (interrupt)
- Undervoltage monitoring with MCU signaling (interrupt)
- Pull Down current source at the output for Sleep Mode only (typ. 100 μA)
- Cyclic sense option together with GPIOs

The output capacitor C_{VDDEXT} is mandatory to ensure a proper regulator functionality.




Figure 13 Module Block Diagram of External Voltage Regulator

VDDEXT provides three diagnostic features:

- VDDEXT Overvolt
- VDDEXT Overload
- VDDEXT Short



VDDEXT **Overvolt** detects a reverse supply of the VDDEXT above 5.4V, refere to datasheet for exact value. The flag **VDDEXT_CTRL**.OVERVOLT signals the presents of a overvoltage condition on VDDEXT.

VDDEXT **Overload** is signalled if the current pulled out of VDDEXT is exceeding 50mA, refere to the datasheet for the exact value. The flag **VDDEXT_CTRL**.OVERLOAD is set if the overload condition is present.

VDDEXT **Short** is detected by the undervoltage threshold. If the output voltage of the VDDEXT is dropping below the undervoltage threshold of 2.8V (exact value, please see the datasheet) due to too high current pulled out of VDDEXT the flag **VDDEXT_CTRL**.SHORT is set. The VDDEXT will be switched off. In order to turn it on again, the VDDEXT has to be enabled again by writing **VDDEXT_CTRL**.ENABLE to '1'.

Note: If the VS supply is below 5V the VDDEXT operates in low-drop-out mode, the output voltage of VDDEXT follows the VS with a drop of 300..400mV (see datasheet for exact value). If the undervoltage threshold of VDDEXT is reached a **SHORT** will be signalled, even though it is not caused by a short but by an undervoltage. But the physical evaluation behind both is the same.

All three diagnostic signals can issue an NMI. **VDDEXT_CTRL**.FAIL_EN has to be enabled in order to do so. The shared **NMICON**.NMISUP flag enables the corresponding NMI to signal the VDDEXT diagnosis.

User's Manual 42 Rev. 1.3, 2017-06-27



6.3.4 PMU Register Overview

Table 8 Register Address Space for PMU Registers

Module	Base Address	End Address	Note
PMU	50004000 _H	50004FFF _H	Power Management Unit Registers

The registers are addressed wordwise.

6.3.5 Register Definition

Table 9 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value					
Register Definition, Power Supply Generation Register								
PMU_SUPPLY_STS	Voltage Reg Status Register	004 _H	00xx 00xx _B					
Register Definition, VDDEXT Control Register								
VDDEXT_CTRL	VDDEXT Control Register	008 _H	xxxx 0000 _B					

The registers are addressed wordwise.

6.3.5.1 Power Supply Generation Register

The following register is dedicated to control the voltage regulators VDDP, VDDC. It provides an overview about the status of the two voltage supplies.

Voltage Reg Status Register

The PMU_SUPPLY_STS register shows the overvoltage and overload condition of VDDP and VDDC. To use this information as interrupt sources it must be selected explicitly in this register. The register is reset by RESET_TYPE_0.

PMU_SUPPLY_STS Voltage Reg Status Register				set 4 _H			Reset Value 00xx 00xx _B	
	7	6	5	4	3	2	1	0
	Res	PMU_5V_ FAIL_EN	PMU_5V OVERLOA D	PMU_5V OVERVOL T	Res	PMU_1V5 _FAIL_E N	PMU_1V5 _OVERLO AD	PMU_1V5 _OVERVO LT
	r	rw	r	r	r	rw	r	r



Field	Bits	Type	Description
Res	7	r	Reserved Always read as 0
PMU_5V_FAIL_EN	6	rw	Enabling of VDDP status information as interrupt source 0 _B No interrupts are generated 1 _B Interrupts are generated
PMU_5V_OVERLOAD	5	r	Overload at VDDP regulator Note: if this flag is set and an additional filter time of 290 us (typ.) is passed the system will be put to sleep mode 0 _B No overload 1 _B Overload
PMU_5V_OVERVOLT	4	r	Overvoltage at VDDP regulator 0 _B No overvoltage 1 _B Overvoltage
Res	3	r	Reserved Always read as 0
PMU_1V5_FAIL_EN	2	rw	Enabling of VDDC status information as interrupt source 0 _B No interrupts are generated 1 _B Interrupts are generated
PMU_1V5_OVERLOAD	1	r	Overload at VDDC regulator
			Note: if this flag is set and an additional filter time of 290 us (typ.) is passed the system will be put to sleep mode 0 _B No overload
			1 _B Overload
PMU_1V5_OVERVOLT	0	r	Overvoltage at VDDC regulator 0 _B No overvoltage 1 _B Overvoltage






Figure 14 VDDP






Figure 15 VDDC



6.3.5.2 VDDEXT Control Register

The VDDEXT can be fully controlled by the following SFR Register, including all diagnosis functions. There are two overvoltage-undervoltage ranges implemented (range 1 is $V_{\rm DDEXT}$ ± 250 mV, range 2 is $V_{\rm DDEXT}$ ± 500 mV) which serve as a supply prewarning. Both cases are indicated by the bits VDDEXT_STABLE and VDDEXT_OK.

VDDEXT Control

The register is reset by RESET_TYPE_3.

The status flag SHORT leads to a shutdown off VDDEXT. To re-enable VDDEXT the SHORT flag needs to be cleared.

VDDEXT_CTRL VDDEXT Control			Offset 008 _H					Reset Value xxxx 0000 _B
	7	6	5	4	3	2	1	0
	STABLE	ок	OVERLOA D	OVERVOL T	SHORT	FAIL_EN	CYC_EN	ENABLE
	r	r	r	r	rwh	rw	rw	rw

Field	Bits	Туре	Description
STABLE	7	r	VDDEXT Supply works inside its specified range 1 1 _B VDDEXT Voltage inside of specified range 0 _B VDDEXT Voltage outside of specified range
OK	6	r	VDDEXT Supply works inside its specified range 2 1 _B VDDEXT in low drop mode 0 _B VDDEXT not in low drop mode
OVERLOAD	5	r	VDDEXT Supply Overload
			Note: This flag is automatically cleared, if error condition is removed.
			0_B VDDEXT not in overload condition1_B VDDEXT in overload condition
OVERVOLT	4	r	VDDEXT Supply Overvoltage
			Note: This flag is automatically cleared, if error condition is removed.
			 0_B VDDEXT not in overvoltage condition 1_B VDDEXT in overvoltage condition
SHORT	3	rwh	VDDEXT Supply Shorted Output
			Note: if this flag is set VDDEXT regulator is automatically switched off. To re-enable VDDEXT software must clear this flag. SHORT flag has RESET_TYPE_0.
			0 _B VDDEXT no short circuit 1 _B VDDEXT short circuit



Field	Bits	Type	Description
FAIL_EN	2	rw	Enabling of VDDEXT Supply status information as interrupt source 0 _B VDDEXT fail interrupts are disabled 1 _B VDDEXT fail Interrupts are enabled
CYC_EN	1	rw	VDDEXT Supply for Cyclic Sense Enable Note: To use VDDEXT Supply for cyclic sense the bits CYC_EN AND ENABLE must be set 0 _B VDDEXT for cyclic sense disable 1 _B VDDEXT for cyclic sense enable
ENABLE	0	rw	VDDEXT Supply Enable 0 _B VDDEXT Supply disabled 1 _B VDDEXT supply enabled

6.4 Power Control Unit

The Power Control Unit is the controlling instance of the system Power supply Generation Unit (PGU). It offers important fail safe features, which are described in the following subchapters.

6.4.1 Power Control Unit - Fail Safe Scenarios

The PMU handles several different failure scenarios, listed below and described in the following chapters:

- · Fail safe mode (Sleep Mode) in case of power failure.
- Fail safe mode (Sleep Mode) in case of watchdog service failure.
- Fail safe mode (Sleep Mode) in case of overcurrent on voltage regulators VDDP or VDDC.
- 2 level monitoring (prewarning and reset) of voltage regulators output voltages (VDDP, VDDC, VDDEXT).
- Wake-Up from Stop Mode with cyclic sense in case of VDDEXT regulator failures.
- Wake-Up from Stop Mode in case of hardware reset on RESET pin.

6.4.1.1 Power Supervision Function of PCU

The power supervision feature of the PCU is mainly responsible for monitoring the voltage regulators VDDP and VDDC. In case of voltage regulator malfunction, the PCU restarts the voltage regulators (VDDP and VDDC). Each time this happens the error counter "error_supp" is incremented. If the counter reaches the value 5, the PCU supervision function will set the device into Sleep Mode. In this case the device can still be waked up by LIN and MON input.

After a wake-up, if the PMU can be successfully restarted and code execution will be possible, the user is able to determine the occurred failure scenario by checking the corresponding **SYS_FAIL_STS** register. In this case bit **SUPP_TMOUT** is set.

If there is a short circuit at the VDDC/VDDP voltage regulator during startup, the reset of the embedded MCU is set and the system goes to startup mode. The error counter "error_supp" is increased by one. After this the PCU itself tries to go to Active Mode again using the power-on sequence. If the short circuit still exists then the procedure is repeated. This procedure will run, as already described above, only 5 times. After reaching the value 5, the PCU sends the system into Sleep Mode.

If a successful startup after wake-up from Sleep Mode is possible, the user is able to verify the failure, by reading the **SUPP_TMOUT** flag in the **SYS_FAIL_STS** register.



6.4.1.2 Watchdog (WDT1) Fail Safe

The PCU supervises the failure information of the system watchdog (WDT1). In case the watchdog is not serviced or serviced in a wrong way (in the following denominated as "not serviced Watchdog") the MCU is reset and the error counter "error_wdt" is increased by one. The PMU itself stays in the Active Mode and after the reset the application software takes over the system control. If the software doesn't service the system watchdog then the described procedure starts again. After the watchdog is not serviced five times during one Active Mode period the PMU sends the embedded system to Sleep Mode. The PMU detects the transition to the Sleep Mode as safety fallback and the Sleep Mode can be terminated by two ways: first by a LIN-wake or by a rising/falling edge at a MON pin, second cyclic wake is issued after a sleep time of 1 s. The error counter is reset when the system is sent to Sleep Mode or Stop Mode by a corresponding software command.

If the system can be successfully restarted, the cause of failure can be again checked by reading the SYS_FAIL_STS register. The bit WDT1_SEQ_FAIL signals the described failure.



6.4.1.3 Main Regulators Fail Safe

If one of the voltage regulators needs to deliver too much current, a stable operation of the supply voltage is not given. In this case the overcurrent detection of VDDP and VDDC will ensure that the system will enter Sleep Mode. If the Overcurrent condition is gone, a wake-up can be generated, then the system will startup and work properly. Afterwards the corresponding failure flags **PMU_1V5_OVL** and PMU_5V_OVL can be checked.

6.4.1.4 VDDEXT Failure

If VDDEXT is used in combination with the GPIOs as a supply e.g. for the switches, there are several error cases possible, which are: Overvoltage, overload and short circuit to GND. Those error cases may lead to the generation of false wake-up events or to missed wake-up events. To avoid these scenarios, errors on the VDDEXT voltage regulator would automatically revive the system from Stop Mode. The errors are signalled in the WAKE_STS_FAIL register.

6.4.1.5 Wake-Up from Stop Mode with Reset Fail Safe

One fail safe measure to wake-up the embedded system from the Stop-Mode can be executed by hardware reset. If there is a reset request on the reset-pin then the PMU goes to Active Mode. Simultaneously, the embedded system gets a reset which is shown by forcing the bidirectional reset-pin. The reset-pin goes high again if the PMU releases the MCU reset. This event is shown in the reset status register as a hard-reset together with a wake-up reset. In case of a fail condition at one of the voltage regulators the PMU also goes to Active Mode. After that the PMU starts the supply fail-safe procedure which is described in the Active Mode section. The described sequence can be seen in the picture below.






Figure 16 Stop Mode Exit Timing

The arrows in the diagram above display a causal connection between the various steps and not necessarily a voltage based connection.



6.4.2 Register Definition

Table 10 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value					
Register Definition, PMU System Fail Register								
SYS_FAIL_STS	System Fail Status Register	070 _H	0000 0000 _H					
Register Definition, PMU Wake Fail Register								
WAKE_STS_FAIL	Wake Status Fail Register	080 _H	0000 0000 _B					

The registers are addressed wordwise.

6.4.2.1 PMU System Fail Register

This register is dedicated for the control of the PMU Peripherals

System Fail Status Register

The register is reset by RESET_TYPE_0.

Note: The register SYS_FAIL_STS is also cleared when PMU_RESET_STS1.SYS_FAIL is cleared

SYS_FAIL_STS System Fail Status Register			er	Offset 070 _H			Reset Value 0000 0000 _H		
	7	6	5	4	3	2	1	0	
	RES	WDT1_SE Q_FAIL	SYS_OT	RES	PMU_5V_ OVL	PMU_1V5 _OVL	SUPP_TM OUT	SUPP_SH ORT	
	r	rwh	rwh	r	rwh	rwh	rwh	rwh	

Field	Bits	Туре	Description		
RES	7	r	Reserved Always read as 0		
WDT1_SEQ_FAIL	6	rwh	External Watchdog (WDT1) Sequential Fail Indicates that Watchdog is not serviced 5 times 0 _B No Fail System working properly 1 _B Sequential Watchdog Fail 5 consecutive watchdog fails		
SYS_OT	5	rwh	System Overtemperature Indication Flag Indicates System Overtemperature Condition 0 _B No Overtemperature System ok 1 _B Overtemperature System Overtemperature		



Field	Bits	Туре	Description
RES	4	r	Reserved Always read as 0
PMU_5V_OVL	3	rwh	VDDP Overload Flag Indicates Overload Condition at VDDP 0 _B No Overload VDDP ok 1 _B Overload VDDP Overload
PMU_1V5_OVL	2	rwh	VDDC Overload Flag Indicates Overload Condition at VDDC 0 _B No Overload VDDC ok 1 _B Overload Hall VDDC Overload
SUPP_TMOUT	1	rwh	Supply Time Out Indicates the status of the Main Supply (VDDP & VDDC) after a certain time of Power-on reset 0 _B Main Supply ok VDDP or VDDC are in expected range 1 _B Main Supply fail VDDP or VDDC do not have stable operating point
SUPP_SHORT	0	rwh	Supply Short Indicates the status of the Main Supply (VDDP & VDDC) after a certain time of Power-on reset 0 _B Main Supply ok VDDP or VDDC are in expected range 1 _B Main Supply short VDDP or VDDC do not have stable operating point

6.4.2.2 PMU Wake Fail Register

This register is dedicated for the control of the PMU Peripherals

Wake Status Fail Register

WAKE_STS_FAIL Wake Status Fail Register		Offse 080 _H				Reset Value 0000 0000 _B	
7	,			3	2	1	0
		RES			VDDEXTS HORT	RES	SUPPFAI L
	1	r			rwh	r	rwh

Field	Bits	Туре	Description			
RES	7:3	r	Reserved Always read as 0			
VDDEXTSHORT	2	rwh	Stop-Exit due to short circuit at the VDDEXT Supply 0 _B No short circuit 1 _B Short circuit			



Field	Bits	Туре	Description			
RES	1	r	Reserved Always read as 0			
SUPPFAIL	0	rwh	Stop-Exit due to overvoltage at the VDDEXT Supply 0 _B No overvoltage 1 _B Module suspend enabled			

6.5 Wake-Up Management Unit (WMU)

6.5.1 Functional Description

The Wake-Up Management Unit (WMU) is mainly responsible for handling the wake-up events on LIN, HV-Monitoring Inputs (MON), Hardware reset and all GPIOs belonging to Port 0 and Port 1. Following wake scenarios are possible:

- Wake-Up over Port 0 and Port 1 pins: they can be configured for rising edge triggered and falling edge
 triggered wake-up events. This configuration can be used to wake-up the device from normal Stop Mode and
 Stop Mode with cyclic sense option. To bias the GPIOs, VDDEXT as voltage source can be used. The wakeup feature from Sleep Mode in combination with GPIOs is not possible.
- Wake-Up over Hardware reset pin: It can be used to wake-up the device from Stop Mode. The wake-up feature from Sleep Mode is not possible.
- Wake-Up over MON Pins: the MON Pins can be configured for rising edge triggered and falling edge triggered
 wake-up events. This setup can be used to wake-up the device from Stop Mode with or without cyclic sense,
 but also a wake-up from Sleep Mode with or without cyclic sense is possible.
- LIN: is a normal wake-up source and has no configuration possibilities.
- Wake-Up on VDDEXT fail from Stop Mode: will be performed in case of VDDEXT failures described in Chapter Power Control Unit - Fail Safe Scenarios.

Note:

- 1. Port 2 pins cannot invoke any wake-up.
- 2. None of the GPIOs is supplied during Sleep Mode, therefore wake-up is not possible through them.






Figure 17 Block Diagram of Wake-Up Management Unit in Cyclic Sense Mode with VDDEXT.



6.5.2 Register Definition

These registers are for wake-up control of all wake-up capable general purpose inputs outputs The WMU is fully controllable by the below listed SFR Registers.

Table 11 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value							
Register Definition, PMI	Register Definition, PMU Wake-Up Configuration Register									
WAKE_CONF_GPIO0_ FALL	Wake Configuration GPIO Port 0 Falling Edge Register	0DC _H	0000 0000 _B							
WAKE_CONF_GPIO1_ FALL	Wake Configuration GPIO Port 1 Falling Edge Register	0E8	0000 0000 _B							
LIN_WAKE_EN	LIN Wake Enable	050 _H	0000 0000 _B							
CNF_WAKE_FILTER	PMU Wake-Up Timing Register	0AC _H	0000 0000 _B							
WAKE_CONF_GPIO0_ RISE	Wake Configuration GPIO Port 0 Rising Edge Register	0D8 _H	0000 0000 _B							
WAKE_CONF_GPIO0_ CYC	Wake Port 0 Cycle Enabled Register	0E0 _H	0000 0000 _B							
WAKE_CONF_GPIO1_ RISE	Wake Configuration GPIO Port 1 Rising Edge Register	0E4 _H	0000 0000 _B							
WAKE_CONF_GPIO1_ CYC	Wake Port 1 Cycle Enabled Register	0EC _H	0000 0000 _B							
Register Definition, PMI	U Wake-Up Status Register	'	,							
WAKE_STATUS	Main Wake Status Register	000 _H	00xx xxxx _B							
WAKE_STS_MON	Wake Source MON Input Register	084 _H	0000 0000 _B							
WAKE_STS_GPIO0	Wake Status GPIO 0 Register	088 _H	0000 0000 _B							
WAKE_STS_GPIO1	Wake Status GPIO 1 Register	08C _H	0000 0000 _B							

The registers are addressed wordwise.



6.5.2.1 PMU Wake-Up Configuration Register

This register is dedicated for the control of the PMU Peripherals

Wake Configuration GPIO Port 0 Rising Edge Register

The register is reset by RESET_TYPE_3.

WAKE_CONF_GPIO0_RISE Offset Reset Value
Wake Configuration GPIO Port 0 Rising Edge D8_H 00000 0000_B
Register

7		5	4	3	2	1	0
	RES	1	GPIO0_R I_4	GPIO0_R I_3	GPIO0_R I_2	GPIO0_R I_1	GPIO0_R I_0
	r		rw	rw	rw	rw	rw

Field	Bits	Type	Description
RES	7:5	r	Reserved Always read as 0
GPIO0_RI_4	4	rw	Port 0_4 Wake-Up on Rising Edge enable 1 _B ENABLE wake-up enabled 0 _B DISABLE wake-up disabled
GPIO0_RI_3	3	rw	Port 0_3 Wake-Up on Rising Edge enable 1 _B ENABLE wake-up enabled 0 _B DISABLE wake-up disabled
GPIO0_RI_2	2	rw	Port 0_2 Wake-Up on Rising Edge enable 1 _B ENABLE wake-up enabled 0 _B DISABLE wake-up disabled
GPIO0_RI_1	1	rw	Port 0_1 Wake-Up on Rising Edge enable 1 _B ENABLE wake-up enabled 0 _B DISABLE wake-up disabled
GPIO0_RI_0	0	rw	Port 0_0 Wake-Up on Rising Edge enable 1 _B ENABLE wake-up enabled 0 _B DISABLE wake-up disabled



Wake Configuration GPIO Port 0 Falling Edge Register

The register is reset by RESET_TYPE_3.

WAKE_CONF_GPIO0_FALL Offset Reset Value
Wake Configuration GPIO Port 0 Falling Edge DC_H 0000 0000_B
Register

7		5	4	3	2	1	0
	RES	ı	GPIO0_F A_4	GPIO0_F A_3	GPIO0_F A_2	GPIO0_F A_1	GPIO0_F A_0
	r		rw	rw	rw	rw	rw

Field	Bits	Type	Description
RES	7:5	r	Reserved Always read as 0
GPIO0_FA_4	4	rw	Port 0_4 Wake-Up on Falling Edge enable 1 _B ENABLE wake-up enabled 0 _B DISABLE wake-up disabled
GPIO0_FA_3	3	rw	Port 0_3 Wake-Up on Falling Edge enable 1 _B ENABLE wake-up enabled 0 _B DISABLE wake-up disabled
GPIO0_FA_2	2	rw	Port 0_2 Wake-Up on Falling Edge enable 1 _B ENABLE wake-up enabled 0 _B DISABLE wake-up disabled
GPIO0_FA_1	1	rw	Port 0_1 Wake-Up on Falling Edge enable 1 _B ENABLE wake-up enabled 0 _B DISABLE wake-up disabled
GPIO0_FA_0	0	rw	Port 0_0 Wake-Up on Falling Edge enable 1 _B ENABLE wake-up enabled 0 _B DISABLE wake-up disabled



Wake Port 0 Cycle Enabled Register

	_	F_GPIO0_CY0 Cycle Enable			fset 0 _H			Reset Value 0000 0000 _B
	7 5 RES		4	3	2	1	0	
			GPIO0_C YC_4	GPIO0_C YC_3	GPIO0_C YC_2	GPIO0_C YC_1	GPIO0_C YC_0	
-			P) A /	23.47	m.u	M 44	ma/	

Field	Bits	Type	Description
RES	7:5	r	Reserved Always read as 0
GPIO0_CYC_4	4	rw	GPIO0_4 input for cycle sense enable 1 _B ENABLE input for cycle sense enabled 0 _B DISABLE input for cycle sense disabled
GPIO0_CYC_3	3	rw	GPIO0_3 input for cycle sense enable 1 _B ENABLE input for cycle sense enabled 0 _B DISABLE input for cycle sense disabled
GPIO0_CYC_2	2	rw	GPIO0_2 input for cycle sense enable 1 _B ENABLE input for cycle sense enabled 0 _B DISABLE input for cycle sense disabled
GPIO0_CYC_1	1	rw	GPIO0_1 input for cycle sense enable 1 _B ENABLE input for cycle sense enabled 0 _B DISABLE input for cycle sense disabled
GPIO0_CYC_0	0	rw	GPIO0_0 input for cycle sense enable 1 _B ENABLE input for cycle sense enabled 0 _B DISABLE input for cycle sense disabled



Wake Configuration GPIO Port 1 Rising Edge Register

The register is reset by RESET_TYPE_3.

WAKE_CONF_GPIO1_RISE Offset Reset Value
Wake Configuration GPIO Port 1 Rising Edge E4_H 00000 0000_B
Register

7		5	4	3	2	1	0
	RES	ı	GPIO1_R I_4	GPIO1_R I_3	GPIO1_R I_2	GPIO1_R I_1	GPIO1_R I_0
	r		rw	rw	rw	rw	rw

Field	Bits	Type	Description
RES	7:5	r	Reserved Always read as 0
GPIO1_RI_4	4	rw	Port 1_4 Wake-Up on Rising Edge enable 1 _B ENABLE wake-up enabled 0 _B DISABLE wake-up disabled
GPIO1_RI_3	3	rw	Port 1_3 Wake-Up on Rising Edge enable 1 _B ENABLE wake-up enabled 0 _B DISABLE wake-up disabled
GPIO1_RI_2	2	rw	Port 1_2 Wake-Up on Rising Edge enable 1 _B ENABLE wake-up enabled 0 _B DISABLE wake-up disabled
GPIO1_RI_1	1	rw	Port 1_1 Wake-Up on Rising Edge enable 1 _B ENABLE wake-up enabled 0 _B DISABLE wake-up disabled
GPIO1_RI_0	0	rw	Port 1_0 Wake-Up on Rising Edge enable 1 _B ENABLE wake-up enabled 0 _B DISABLE wake-up disabled



Wake Configuration GPIO Port 1 Falling Edge Register

The register is reset by RESET_TYPE_3.

WAKE_CONF_GPIO1_FALL Offset Reset Value
Wake Configuration GPIO Port 1 Falling Edge E8_H 0000 0000_B
Register

7	7 5		4	3	2	1	0
	RES	1	GPIO1_F A_4	GPIO1_F A_3	GPIO1_F A_2	GPIO1_F A_1	GPIO1_F A_0
	r		rw	rw	rw	rw	rw

Field	Bits	Туре	Description
RES	7:5	r	Reserved Always read as 0
GPIO1_FA_4	4	rw	Port 1_4 Wake-Up on Falling Edge enable 1 _B ENABLE wake-up enabled 0 _B DISABLE wake-up disabled
GPIO1_FA_3	3	rw	Port 1_3 Wake-Up on Falling Edge enable 1 _B ENABLE wake-up enabled 0 _B DISABLE wake-up disabled
GPIO1_FA_2	2	rw	Port 1_2 Wake-Up on Falling Edge enable 1 _B ENABLE wake-up enabled 0 _B DISABLE wake-up disabled
GPIO1_FA_1	1	rw	Port 1_1 Wake-Up on Falling Edge enable 1 _B ENABLE wake-up enabled 0 _B DISABLE wake-up disabled
GPIO1_FA_0	0	rw	Port 1_0 Wake-Up on Falling Edge enable 1 _B ENABLE wake-up enabled 0 _B DISABLE wake-up disabled



Wake Port 1 Cycle Enabled Register


The register is reset by RESET_TYPE_3.

WAKE_CONF_GPIO1_CYC Wake Port 1 Cycle Enabled Register				fset C _H			Reset Value 0000 0000 _B	
	7		5	4	3	2	1	0
		RES	1	GPIO1_C YC_4	GPIO1_C YC_3	GPIO1_C YC_2	GPIO1_C YC_1	GPIO1_C YC_0
		r		rw	rw	rw	rw	rw

Field	Bits	Type	Description
RES	7:5	r	Reserved Always read as 0
GPIO1_CYC_4	4	rw	GPIO1_4 input for cycle sense enable 1 _B ENABLE input for cycle sense enabled 0 _B DISABLE input for cycle sense disabled
GPIO1_CYC_3	3	rw	GPIO1_3 input for cycle sense enable 1 _B ENABLE input for cycle sense enabled 0 _B DISABLE input for cycle sense disabled
GPIO1_CYC_2	2	rw	GPIO1_2 input for cycle sense enable 1 _B ENABLE input for cycle sense enabled 0 _B DISABLE input for cycle sense disabled
GPIO1_CYC_1	1	rw	GPIO1_1 input for cycle sense enable 1 _B ENABLE input for cycle sense enabled 0 _B DISABLE input for cycle sense disabled
GPIO1_CYC_0	0	rw	GPIO1_0 input for cycle sense enable 1 _B ENABLE input for cycle sense enabled 0 _B DISABLE input for cycle sense disabled

PMU Wake-Up Timing Register

These registers are for wake-up control of all wake-up capable general purpose inputs outputs The register is reset by RESET_TYPE_2.





Field	Bits	Туре	Description
RES	7:4	r	Reserved Always read as 0.
CNF_GPIO_FT	3:2	rw	Wake-Up Filter time for General Purpose IO Selects the filter time for the Wake-Up 00 _B 10_us 10 μs filter time 01 _B 20_us 20 μs filter time 10 _B 40_us 40 μs filter time 11 _B 5_us 5 μs filter time
CNF_MON_FT	1	rw	Wake-Up Filter time for Monitoring Inputs Selects the filter time for the Wake-Up 0 _B 20_us 20 µs filter time 1 _B 40_us 40 µs filter time
CNF_LIN_FT	0	rw	Wake-Up Filter time for LIN WAKE Selects the filter time for the Wake-Up 0 _B 30_us 30 μs filter time 1 _B 50_us 50 μs filter time

LIN Wake Enable

The register is reset by RESET_TYPE_2.

LIN_WAKE_E LIN Wake En				fset 50 _H			Reset Value 0000 0000 _B
7	6	1	T	T		T	0
LIN_EN				RES	ı		
rw/	•	•	•	r			

Field	Bits	Туре	Description
LIN_EN	7	rw	Lin Wake enable 0 _B Disable 1 _B Enable
RES	6:0	r	Reserved Always read as 0.

6.5.2.2 PMU Wake-Up Status Register

Main wake status register



WAKE_STATUS	Offset	Reset Value
Main wake status register	000 _H	00xx xxxx _B

7	6	5	4	3	2	1	0
RE	:S	FAIL	CYC_WAK	GPIO1	GPIO0	MON_WAK	LIN_WAK E
r		r	rhc	r	r	r	rhc

Field	Bits	Туре	Description
RES	7:6	r	Reserved Always read as 0
FAIL	5	r	Wake-Up after VDDEXT Fail 0 _B No Wake-up occurred 1 _B Wake-up occurred
CYC_WAKE	4	rhc	Wake-Up caused by Cyclic Wake Note: This flag is cleared by read operation. O _B No Wake-up occurred 1 _B Wake-up occurred
GPIO1	3	r	Wake-Up via GPIO1 which is a logical OR combination of all Wake_STS_GPIO1 bits 0 _B No Wake-up occurred 1 _B Wake-up occurred
GPIO0	2	r	Wake-Up via GPIO0 which is a logical OR combination of all Wake_STS_GPIO0 bits 0 _B No Wake-up occurred 1 _B Wake-up occurred
MON_WAKE	1	r	Wake-Up via MON 0 _B No Wake-up occurred 1 _B Wake-up occurred
LIN_WAKE	0	rhc	Wake-Up via LIN- Message Note: This flag is cleared by read operation. 0 _B No Wake-up occurred 1 _B Wake-up occurred



Wake Source MON Input Register

WAKE_STS_MON Wake Source MON Input Register		Register	Offset 084 _H			Reset V 0000 0		
	7		5	4			1	0
		RES	1		RE	:S		WAKE_ST S
		r	1	1				rhc

Field	Bits	Type	Description	
RES	7:5	r	Reserved Always read as 0	
RES	4:1	r	Reserved Always read as 0	
WAKE_STS	0	rhc	Status of MON Note: This flag is cleared by read operation. O _B No wake-up detected 1 _B Wake-up detected	



Wake Status GPIO 0 Register

WAKE_STS_GPIO0	Offset	Reset Value
Wake Status GPIO 0 Register	088 _H	0000 0000 _B

7		5	4	3	2	1	0
	RES	1	GPIO0_S TS_4	GPIO0_S TS_3	GPIO0_S TS_2	GPIO0_S TS_1	GPIO0_S TS_0
	r		rhc	rhc	rhc	rhc	rhc

Field	Bits	Туре	Description
RES	7:5	r	Reserved Always read as 0
GPIO0_STS_4	4	rhc	Status of GPIO0_4 Note: This flag is cleared by read operation. 0 _B No wake-up detected 1 _B Wake-up detected
GPIO0_STS_3	3	rhc	Status of GPIO0_3 Note: This flag is cleared by read operation. 0 _B No wake-up detected 1 _B Wake-up detected
GPIO0_STS_2	2	rhc	Status of GPIO0_2 Note: This flag is cleared by read operation. 0 _B No wake-up detected 1 _B Wake-up detected
GPIO0_STS_1	1	rhc	Status of GPIO0_1 Note: This flag is cleared by read operation. 0 _B No wake-up detected 1 _B Wake-up detected
GPIO0_STS_0	0	rhc	Status of GPIO0_0 Note: This flag is cleared by read operation. 0 _B No wake-up detected 1 _B Wake-up detected



Wake Status GPIO 1 Register

WAKE_STS_GPIO1	Offset	Reset Value
Wake Status GPIO 1 Register	08С _н	0000 0000 _B

7		5	4	3	2	1	0
	RES	1	GPIO1_S TS_4	GPIO1_S TS_3	GPIO1_S TS_2	GPIO1_S TS_1	GPIO1_S TS_0
	r		rhc	rhc	rhc	rhc	rhc

Field	Bits	Type	Description
RES	7:5	r	Reserved Always read as 0
GPIO1_STS_4	4	rhc	Wake GPIO1_4 Note: This flag is cleared by read operation. 0 _B No wake-up detected 1 _B Wake-up detected
GPIO1_STS_3	3	rhc	Wake GPIO1_3 Note: This flag is cleared by read operation. 0 _B No wake-up detected 1 _B Wake-up detected
GPIO1_STS_2	2	rhc	Wake GPIO1_2 Note: This flag is cleared by read operation. 0 _B No wake-up detected 1 _B Wake-up detected
GPIO1_STS_1	1	rhc	Wake GPIO1_1 Note: This flag is cleared by read operation. 0 _B No wake-up detected 1 _B Wake-up detected
GPIO1_STS_0	0	rhc	Wake GPIO1_0 Note: This flag is cleared by read operation. 0 _B No wake-up detected 1 _B Wake-up detected



6.6 Cyclic Management Unit (CMU)

6.6.1 Functional Description

The cyclic management unit is responsible for controlling the timing sequence in cyclic sense or cyclic wake operation. The unit operates with the LP_CLK2 clock.

6.6.2 Cyclic Sense Mode

To select a dedicated GPIO0.x / GPIO1.x pin for cyclic sense mode, the bit GPIO0_CYC_x / GPIO1_CYC_x need be set in the corresponding WAKE_CONF_GPIO0_CYC / WAKE_CONF_GPIO1_CYC register.

In this configuration the wake-up information of this GPIO0.x / GPIO1.x pin is only accepted during the sensing time where the VDDEXT supply (internal VDDEXT_CYC_ON gating signal) is on (see **Figure 15**). The sensing time where the enable signal is active, will be set in the **CNF_CYC_SENSE** and **CNF_CYC_SAMPLE_DEL-SFR**. The bits inside **CNF_CYC_SENSE** register are used to configure the dead time (T_{Dead}). The **CNF_CYC_SAMPLE_DEL** register is used to program the sample delay. Once the sample delay has elapsed the selected wake source is evaluated by the Wake-up Management Unit. If the status of the wake-up source has not changed since the last sampling, the PMU enters the power down period again, definded by the dead time.

If the status of the wake-up source, sampled during the sensing time, has changed from the previous cycle, the device will wake up.

After a valid wake-up event the start-up sequence is similar to the asynchronous wake-up and the system enters the Start-up Mode automatically too. If the PMU detects a wake-up during Cyclic Sense then the enable signal of the voltage source (VDDEXT) stays active as long the application software doesn't disable this signal.

Figure 15 illustrates the principle of the cyclic sense mode. Here the VDDEXT supply is used as voltage source together with a GPIO pin as a wake-up source. This can be applied to all GPIOs from Port 0 and Port 1.

User's Manual 68 Rev. 1.3, 2017-06-27






Figure 18 Timing Diagram for Cyclic Sense

The arrows in the diagram above display a causal connection between the various steps and not necessarily a voltage based connection.



6.6.2.1 Configuration of Cyclic Sense Mode

The configuration of cyclic sense mode is shown in Figure 19.




Figure 19 Configuration Flow of cyclic sense mode



6.6.3 Cyclic Wake Mode

Cyclic Wake Mode provides a synchronous wake-up after a predefined time interval in Sleep Mode or Stop Mode. Once the time interval is elapsed the PMU enters the Startup Mode and proceeds to Active Mode where the software takes over the system control. The cyclic wake interval is set in the CNF_CYC_WAKE-SFR.

6.6.4 Register Definition

Table 12 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value			
Register Definition, Cyclic Wake Configuration Registers (CYCMU)						
CNF_PMU_SETTINGS	PMU Settings Register	020 _H	0000 0100 _B			
CNF_CYC_SENSE	Dead Time in Cyclic Sense Register	028 _H	0000 0000 _B			
CNF_CYC_WAKE	Dead Time in Cyclic Wake Register	02C _H	0011 1111 _B			
CNF_CYC_SAMPLE_DEL	Sample Delay in Cyclic Sense Register	030 _H	0000 0000 _B			

The registers are addressed wordwise.



6.6.4.1 Cyclic Wake Configuration Registers (CYCMU)

PMU Settings Register

The register is reset by RESET_TYPE_2.

 $\begin{array}{ccc} {\sf CNF_PMU_SETTINGS} & {\sf Offset} & {\sf Reset\ Value} \\ {\sf PMU\ Settings\ Register} & {\sf 020_H} & {\sf 0000\ 0100_B} \\ \end{array}$

7	6	5	4	3	2	1	0
EN_VDDE XT_OC_*	R	ES	RES	CYC_SEN SE_EN	CYC_WAK E_EN	EN_0V9_ N	WAKE_W_ RST
rw		r	r	rw	rw	rw	rw

Field	Bits	Туре	Description
EN_VDDEXT_OC_OFF_N	7	rw	Disabling VDDEXT Shutdown in Overload Condition This bit enables the Hall Supply feature to be switched of in case of overload condition. 0 _B Shutdown enabled 1 _B Shutdown disabled
RES	6:5	r	Reserved Always read as 0
RES	4	r	Reserved Always read as 0
CYC_SENSE_EN	3	rw	Enabling Cyclic Sense This bit enables the cyclic sense feature for the power save modes. 0 _B Cyclic Sense disabled 1 _B Cyclic Sense enabled
CYC_WAKE_EN	2	rw	Enabling Cyclic Wake This bit enables the cyclic wake feature for the power save modes. O _B Cyclic Wake disabled 1 _B Cyclic Wake enabled
EN_0V9_N	1	rw	Disables the reduction of the VDDC regulator output to 0.9 V during Stop-Mode 0 _B Output voltage reduction enabled 1 _B Output voltage reduction disabled
WAKE_W_RST	0	rw	Wake-Up with reset execution Enables the Stop-Exit with reset execution 0 _B Stop-Exit without reset execution 1 _B Stop-Exit with reset execution



Dead Time in Cyclic Sense Register

The register is reset by RESET_TYPE2.

The dead time of Cyclic Sense will be configured in the CNF_CYC_SENSE register.

The following formula shows how the dead time for Cyclic Sense mode will be calculated:

$$4^{(E1E0)} \cdot (M3M2M1M0+1) \cdot 2ms$$

E1E0 represents the register flags CYC_SENSE_E01 and M3M2M1M0 represents the register flags CYC_SENSE_M03.

CNF_CYC_SENSE Dead Time in Cyclic Sense Register			Off 02			Reset Value 0000 0000 _B
7	6	5	4	3		0
OSC_100 kHz_EN	RES	E01		'	M03	
rw	r	r		,	rw	

Field	Bits	Type	Description		
OSC_100kHz_EN	7	rw	100 kHz Oscillator Enable Enables the 100 kHz Oscillator output from the PMU t be provided to Timer 3 0 _B DISABLE Oscillator is disabled 1 _B ENABLE Oscillator is enabled		
RES	6	r	Reserved Always read as 0		
E01	5:4	rw	Exponent 00 _B Exponent value is 0 01 _B Exponent value is 1 10 _B Exponent value is 2 11 _B Exponent value is 3		
M03	3:0	rw	Mantissa Mantissa value is calculated as CYC_SENSE_M03 +1 0000 _B Mantissa value is 1 1111 _B Mantissa value is 16		



Dead Time in Cyclic Wake Register

The register is reset by RESET_TYPE2.

The dead time of Cyclic Wake will be configured in the CNF_CYC_WAKE register.

The following formula shows how the dead time for Cyclic Wake mode will be calculated:

 $4^{(E1E0)} \cdot (M3M2M1M0+1) \cdot 2ms$

E1E0 represents the register flags CYC_WAKE_E01 and M3M2M1M0 represents the register flags CYC_WAKE_M03.

 CNF_CYC_WAKE
 Offset
 Reset Value

 Dead Time in Cyclic Wake Register
 02C_H
 0011 0111_B

 7
 6
 5
 4
 3
 0

 RES
 E01
 M03
 rw
 rw

Field	Bits	Туре	Description
RES	7:6	r	Reserved Always read as 0
E01	5:4	rw	Exponent 00 _B Exponent value is 0 01 _B Exponent value is 1 10 _B Exponent value is 2 11 _B Exponent value is 3
M03	3:0	rw	Mantissa Mantissa value is calculated as CYC_WAKE_M03 +1 0000 _B Mantissa value is 1 1111 _B Mantissa value is 16




Sample Delay in Cyclic Sense Register

This register is reset by RESET_TYPE_2.

 $(M3M2M1M0+1)\cdot 10 \mu s$

M3M2M1M0 represents the register flags M03.

CNF_CYC_SAMPLE_DEL	Offset	Reset Value
Sample Delay in Cyclic Sense Register	030 _H	0000 0000 _B



Field	Bits	Туре	Description
RES	7:4	r	Reserved Always read as 0
M03	3:0	rw	Mantissa Mantissa value is calculated as: M03 0000 _B variable value M3M2M1M0 is 0 1111 _B variable value M3M3M1M0 is 15



6.7 Reset Management Unit (RMU)

6.7.1 Functional Description

The Reset Management Unit (RMU) controls the reset behavior of the entire device. The master reset of the device is the power-on reset of the PMU itself. This reset is generated by the Power Down Supply and it is released when the battery voltage (Vs) reaches the minimum supply voltage for Active Mode. Then the PMU starts the sequence to power up the supply generation module which ends with the release of the MCU reset. If this status is reached then the embedded system will work in Active Mode. This scenario is signalled by the PMU_1V5DidPOR flag in the PMU_RESET_STS1. The figure below shows the power-on reset behavior.






Figure 20 Power-On and Startup Behavior of Reset

The arrows in the diagram above display a causal connection between the various steps and not necessarily a voltage based connection.

In case of a Sleep Mode exit a similar sequence like for battery ramp-up starts is used. If this sequence ends successfully then the PMU also releases the reset of the MCU. From the MCU point of view there is no difference



to the battery ramp-up. Only inside of the RMU the identification bit **PMU_SleepEx** is set instead of the power-on identification bit. The power down sequence looks as follows:




Figure 21 Power-Down and Power Loss Sequence

The arrows in the diagram above display a causal connection between the various steps and not necessarily a voltage based connection.

In the default configuration the wake-up from Stop Mode works without reset. To wake-up with reset the corresponding **SFR** bit WAKE_W_RST inside the **CNF_PMU_SETTINGS** register need be configured. With this configuration the wake-up signal sets the dedicated identification bit PMU_WAKE which can be checked by the application software.



The third hardware related reset source is the pin-reset. The pin itself is supplied by the VDDP domain which is available in Active Mode and Stop Mode. Therefore the reset-pin can be used in Active Mode and Stop Mode only. Due to the bidirectional use of the pin itself the pin-reset request is gated during the execution of another reset request (e.g. soft-reset). For this purpose the pin-reset request must be stable for more than 500 ns (see Figure 15). In case of a pin-reset request during Stop Mode the PMU goes to Active Mode and sends the wake-up signal to the MCU. At this time the reset status register also gets an update by setting bit PMU_PIN, which signals the described reset source. All other reset sources can only have an impact on the system behavior in Active Mode.

The reset request caused by a not served or wrongly served system watchdog, is also processed as a hardware related reset although this reset request is implicitly controlled by user software. The system watchdog only works in Active Mode. In this case it expects a periodic trigger (window watchdog) from the user software. If the trigger is missing then the PMU gets the signal that the watchdog was not serviced which sets the identification bit PMU_ExtWDT from WDT1. After some clock cycles of the PMU internal oscillator LP_CLK the PMU resets the MCU.

The software-reset and the reset request caused by the MCU internal watchdog are controlled explicitly by user software and can be used only in Active Mode. From the system point of view both of these reset sources have the lowest priority. The software related reset is executed within two MCU clock cycles. The system clock of the PMU works independently of the MCU clock. Due to these system conditions the PMU processes the software related resets asynchronously to its internal system clock. The software-reset is flagged by the PMU_SOFT bit. The MCU internal watchdog is signalled by the PMU_IntWDT bit. Both flags are located in the PMU_RESET_STS2 register.

Another reset source is the PGU module. In case the main voltage regulators (VDDP and VDDC) will fail, the system will execute a system reset and enter Sleep Mode afterwards. This case is flagged by setting the indication bit SYS_FAIL.

Reset types are combinations of the above described resets. The reset of an XSFR register is depending on the corresponding reset type. Other registers (all SFRs except NMI status flags) are always reset independent of the reset type. The figure below shows this combination of resets.




Figure 22 Reset Types of SFRS provided by the RMU



Out of these above listed resets mainly five reset types are derived:

- RESET_TYPE_0 contains:
 - PMU_1V5DidPOR: this reset is issued when the power down supply detects undervoltage
- RESET TYPE 1 is an OR of:
 - PMU 1V5DidPOR
 - PMU FAIL: this reset is issued when the VDDC or VDDP supply have a failure
 - WDT_FAIL: this reset is issued when the WDT1 is not triggered consecutively 5 times properly
- RESET_TYPE_2 is an OR of:
 - PMU_1V5DidPOR
 - PMU_PIN: this reset is issued when the RESET-Pin is pulled down
 - PMU ExtWDT: this reset is a WDT1 related reset
 - PMU IntWDT: this reset is an internal WDT issued reset
 - PMU_SOFT: this reset is a software related reset
 - PMU_Wake: this reset is a stop wake-up related reset
 - PMU FAIL
 - WDT FAIL
- RESET_TYPE_3 is an OR of:
 - PMU_1V5DidPOR
 - PMU PIN
 - PMU ExtWDT
 - PMU IntWDT
 - PMU SOFT
 - PMU Wake
 - PMU SleepEx: this reset is a sleep wake-up related reset
 - PMU_FAIL
 - WDT FAIL
- RESET_TYPE_4 is an OR of:
 - PMU_1V5DidPOR
 - PMU PIN
 - PMU ExtWDT
 - PMU_Wake
 - PMU_SleepEx: this reset is a sleep wake-up related reset
 - PMU_FAIL
 - WDT_FAIL

Every register has its own reset type listed. In the Power Management Unit SFRs following reset types are used:

- RESET TYPE 0
- RESET_TYPE_1
- RESET_TYPE_2
- · RESET TYPE 3
- RESET_TYPE_4

6.7.2 Register Definition

Table 13 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value		
Register Definition, Reset Management Unit Registers (RMU)					
PMU_RESET_STS1	Reset Status Hard Register	010 _H	0000 0000 _H		



Table 13 Register Overview (cont'd)


Register Short Name	Register Long Name	Offset Address	Reset Value
PMU_RESET_STS2	Reset Status Soft Register	014 _H	0000 0000 _H
CNF_RST_TFB	Reset Blind Time Register	06C _H	0000 0003 _H

The registers are addressed wordwise.

6.7.2.1 Reset Management Unit Registers (RMU)

Reset Blind Time Register

The Reset Pin is a bidirectional signal. Every reset will be signaled on that pin for a few 100 ns. In order to avoid any reset deadlock situation there is a programmable reset blind time, where no hardware pin reset will be recognized. The reset blind time envelopes the phase, where the reset pin acts as an active reset output. The register is reset by RESET_TYPE_2.



Field	Bits	Туре	Description
RES	7:2	r	Reserved Always read as 0
RST_TFB	1:0	rw	Reset Pin Blind Time Selection Bits These bits select the blind time for the reset input sampling. 00 _B RST_TFB_0 0,5 µs typ. 01 _B RST_TFB_1 1 µs typ. 10 _B RST_TFB_2 5 µs typ. 11 _B RST_TFB_3 31 µs typ.

Reset Value



PMU RESET STS1

Power Management Unit (PMU)

Reset Status Hard Register

The PMU_RESET_STS1 register shows every executed reset request. The PMU writes the corresponding register bit of an executed reset. To clear the information of the PMU_RESET_STS1 register the user must overwrite the corresponding bit with a logic zero. The register is reset by RESET_TYPE_0.

Offset

Reset Status Hard Register			010 _H			0000 0000 _H		
		a.a .togioto	'	0.	• •н			2222 2000H
	7	6	5	4	3	2	1	0
	PMU_1V5 DidPOR	PMU_PIN	PMU_Ext WDT	PMU_CIk WDT	PMU_LPR	PMU_SIe epEX	PMU_WAK E	SYS_FAI L
	rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh

Field	Bits	Туре	Description
PMU_1V5DidPOR	7	rwh	Power-On Reset Flag 0 _B No Power-On reset executed 1 _B Power-On reset executed
PMU_PIN	6	rwh	PIN-Reset Flag 0 _B No PIN-Reset executed 1 _B PIN-Reset executed
PMU_ExtWDT	5	rwh	External Watchdog (WDT1) Reset Flag 0 _B No External Watchdog reset executed 1 _B External Watchdog reset executed
PMU_CIkWDT	4	rwh	Clock Watchdog (CLKWDT) Reset Flag 0 _B No Clock Watchdog reset executed 1 _B Clock Watchdog reset executed
PMU_LPR	3	rwh	Low Priority Resets (see PMU_RESET_STS2) 0 _B Low Priority-Reset executed 1 _B Low Priority executed
PMU_SleepEX	2	rwh	Flag which indicates a reset caused by Sleep-Exit 0 _B No reset caused by Sleep-Exit executed 1 _B Reset caused by Sleep-Exit executed
PMU_WAKE	1	rwh	Flag which indicates a reset caused by Stop-Exit Note: Stop-Exit with reset must be configured explicitly in the PMU_WAKE-UP_CTRL register¹) 0 _B No reset caused by Stop-Exit executed 1 _B Reset caused by Stop-Exit executed
SYS_FAIL	0	rwh	Flag which indicates a reset caused by a System Fail reported in the corresponding Fail Register 0 _B No reset caused by System Fail executed 1 _B Reset caused by System Fail executed

¹⁾ Otherwise this flag is not set. The flag is always set in case of pin reset in Stop Mode (in combination with the flag PMU_PIN).



Reset Status Soft Register

The PMU_RESET_STS register shows every executed reset request. The PMU writes the corresponding register bit using settings of the asynchronously set input of the flip-flop. To clear the information of the PMU_RESET_STS register the user must overwrite the corresponding bit with a logic zero. The register is reset by RESET_TYPE_0. Note: The register PMU_RESET_STS2 is also cleared when PMU_RESET_STS1.PMU_LPR is cleared.

PMU_RESET Reset Status	_	r		fset 4 _H			Reset Value
7				3	2	1	0
		RES	1	1	LOCKUP	PMU_SOF	PMU_Int WDT
	1	r		1	rwh	rwh	rwh

Field	Bits	Type	Description
RES	7:3	r	Reserved Always read as 0
LOCKUP	2	rwh	Lockup-Reset Flag 0 _B No Lockup-Reset executed 1 _B Lockup-Reset executed
PMU_SOFT	1	rwh	Soft-Reset Flag 0 _B No Soft-Reset executed 1 _B Soft-Reset executed
PMU_IntWDT	0	rwh	Internal Watchdog Reset Flag 0 _B No Internal Watchdog reset executed 1 _B Internal Watchdog reset executed



6.8 PMU Data Storage Area

6.8.1 Functional Description

The PMU provides the possibility for the system to store data in registers which will retain their values, when the device is set to sleep mode. In sum there are 6 x 8 Bit available.

6.8.2 Register Definition

Table 14 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value				
Register Definition, Data Storage Registers							
GPUDATA00	General Purpose User DATA0	0C0 _H	0000 0000 _H				
GPUDATA01	General Purpose User DATA1	0C4 _H	0000 0000 _H				
GPUDATA02	General Purpose User DATA2	0C8 _H	0000 0000 _H				
GPUDATA03	General Purpose User DATA3	0CC _H	0000 0000 _H				
GPUDATA04	General Purpose User DATA4	0D0 _H	0000 0000 _H				
GPUDATA05	General Purpose User DATA5	0D4 _H	0000 0000 _H				
SystemStartConfig	System Startup Configuration	2D4 _H	0000 0000 _H				

The registers are addressed wordwise.



6.8.2.1 Data Storage Registers

General Purpose User DATA0 Storage Register

The register is reset by RESET_TYPE_1.

GPUDATA00	Offset	Reset Value
General Purpose User DATA0	0C0 _H	0000 0000 _H
7		0
	D. T. O.	
	DATA0	
	rw	

Field	Bits	Туре	Description
DATA0	7:0	rw	DATA0 Storage Byte
			1st byte of storage area

General Purpose User DATA1 Storage Register

The register is reset by RESET_TYPE_1.

GPUDATA01	Offset	Reset Value		
General Purpose User DATA1	0C4 _H	0000 0000 _H		
7		0		
	DATA1			
	nw			

Field	Bits	Туре	Description
DATA1	7:0	rw	DATA1 Storage Byte
			2nd byte of storage area



General Purpose User DATA2 Storage Register

The register is reset by RESET_TYPE_1.

GPUDATA02 General Purpose User DATA2	Offset 0C8 _H	Reset Value 0000 0000 _H
7		0
	DATA2	
	rw	

Field	Bits	Туре	Description
DATA2	7:0	rw	DATA2 Storage Byte
			3rd byte of storage area

General Purpose User DATA3 Storage Register

The register is reset by RESET_TYPE_1.

GPUDATA03	Offset	Reset Value
General Purpose User DATA3	0CC _H	0000 0000 _H
7		0
	DATA3	
	rw	

Field	Bits	Туре	Description
DATA3	7:0		DATA3 Storage Byte
			4th byte of storage area



General Purpose User DATA4 Storage Register

The register is reset by RESET_TYPE_1.

GPUDATA04		Offset		Reset Value	
General Purpose User DATA4		0D0 _H		0000 0000 _H	
7					0
	ı			I	
		DATA4			
	ı	rw		1	

Field	Bits	Туре	Description
DATA4	7:0	rw	DATA4 Storage Byte 5th byte of storage area

General Purpose User DATA5 Storage Register

The register is reset by RESET_TYPE_1.

GPUDATA05			Offset			Reset Value	
General Purpose User DATA5		0D4 _H				0000 0000 _H	
7							0
				- 4 -			
			DA	I A5	I	I	
			n	V	1	1	

Field	Bits	Type	Description
DATA5	7:0	rw	DATA5 Storage Byte 6th byte of storage area

rw



Power Management Unit (PMU)

System Startup Configuration Register

The register is reset by RESET_TYPE_1.

SystemStarte System Start	•	ition Register		fset D4 _H			Reset Value 0000 0000 _H
7						1	0
	I	I	RES	T	T	ı	MBIST_E

rw

Field	Bits	Туре	Description
RES	7:1	rw	Free for use Always read back what was written in before
MBIST_EN	0	rw	System Startup Configuration Bit for RAM MBIST at Sleep Mode exit 0 _B No MBIST executed at Sleep Mode exit 1 _B MBIST executed at Sleep Mode exit



7 System Control Unit - Digital Modules (SCU-DM)

7.1 Features

- · Flexible clock configuration features
- · Reset management of all system resets
- System modes control for all power modes (active, power down, sleep)
- Interrupt enabling for many system peripherals
- General purpose input output control
- Debug mode control of system peripherals

7.2 Introduction

The System Control Unit (SCU) supports all central control tasks in the TLE987xQX. The SCU is made up of the following sub-modules:

- Clock System and Control (see Section 7.3 on Page 93)
- Reset Control (see Section 7.4 on Page 122)
- Power Management (see Section 7.5 on Page 127)
- Interrupt Management (see Section 7.6 on Page 132)
- General Port Control (see Section 7.7 on Page 146)
- Flexible Peripheral Management (see Section 7.8 on Page 157)
- Module Suspend Control (see Section 7.9 on Page 160)
- Watchdog Timer (see Section 7.10 on Page 163)
- Error Detection and Correction in Data Memory (see Section 7.11 on Page 167)
- Miscellaneous Control (see Section 7.12 on Page 171)

The mapping of all registers is detailed in Section 7.2.2 on Page 91



7.2.1 Block Diagram




Figure 23 System Control Unit - Digital Modules Block Diagram

AHB (Advanced High-Performance Bus)

PMCU (Power Module Control Unit)

WDT (Watchdog Timer in SCU-DM)

f_{SYS} System clock

CGU (Clock Generation Unit)

- f_{SYS} System clock
- $f_{\rm PCLK}$ Peripheral clock



- f_{MI CLK} Measurement interface clock
- $f_{\text{TFILT CLK}}$ Analog module filter clock
- LP CLK Clock source for all PMU submodules and WDT1

ICU (Interrupt Control Unit)

- NMI (Non-Maskable Interrupt)
- INTISR<15,13:4,1,0> External interrupt signals

RCU (Reset Control Unit)

- PMU_1V5DidPOR Undervoltage reset of power down supply
- · PMU_PIN Reset generated by reset pin
- PMU ExtWDT WDT1 reset
- PMU IntWDT WDT (SCU) reset
- PMU_SOFT Software reset
- PMU_Wake Sleep Mode/Stop Mode exit with reset
- RESET TYPE 3 Peripheral reset (contains all resets)
- RESET TYPE 4 Peripheral reset (without SOFT and WDT reset)

Port Control

- P0_POCONy.PDMx driver strength control
- P1_POCONy.PDMx driver strength control

MISC Control

MODPISELx Mode selection registers for UART (source section) and Timer (trigger or count selection)

7.2.2 SCU Register Overview

This chapter contains an overview of all SCU Registers.

7.2.2.1 Register Map

There are two SCU kernels in the TLE987xQX, namely SCU1 and SCU2. SCU1 is dedicated for LIN transmission. SCU2 is dedicated for external UART communication.

Table 16 lists the addresses of the SCU SFRs.

Table 15 shows the SCU module base addresses.

Table 15 Registers Address Space

Module	Base Address	End Address	Note
SCU	5000 5000 _H	5000 5FFF _H	

Table 16 Registers Overview SCU Module

Register Short Name	Register Long Name	Offset Address	Page Number 356
IRCON0	Interrupt Request Register 0	004 _H	
IRCON1	Interrupt Request Register 1	008 _H	357
IRCON2	Interrupt Request Register 2	00C _H	358
IRCON3	Interrupt Request Register 3	010 _H	359
IRCON4	Interrupt Request Register 4	014 _H	361



Table 16 Registers Overview SCU Module

Register Short Name	Register Long Name	Offset Address	Page Number
NMISR	NMI Status Register		368
IEN0	Interrupt Enable Register 0	01C _H	352
NMICON	NMI Control Register	024 _H	353
EXICON0	External Interrupt Control Register 0	028 _H	355
IRCON0CLR	Interrupt Control 0 Clear Register	02C _H	357
MODIEN1	Peripheral Interrupt Enable Register 1	030 _H	135
MODIEN2	Peripheral Interrupt Enable Register 2	034 _H	136
MODIEN3	Peripheral Interrupt Enable Register 3	038 _H	137
MODIEN4	Peripheral Interrupt Enable Register 4	03C _H	137
PMCON0	Power Mode Control Register 0	040 _H	131
PLL_CON	PLL Control Register	044 _H	108
CMCON1	Clock Control Register 1	048 _H	110
CMCON2	Clock Control Register 2	04C _H	112
WDTCON	Watchdog Timer Control Register	050 _H	166
APCLK_CTRL1	Analog Peripheral Clock Control 1 Register	054 _H	114
APCLK1	Analog Peripheral Clock Register 1	058 _H	117
APCLK2	Analog Peripheral Clock Register 2	05C _H	119
PMCON1	Peripheral Management Control Register 1	060 _H	158
PMCON2	Peripheral Management Control Register 2	064 _H	159
APCLK_CTRL2	Analog Peripheral Clock Control 2 Register	06C _H	116
SYSCON0	System Control Register 0	070 _H	113
WDTREL	Watchdog Timer Reload Register	078 _H	166
WDTWINB	Watchdog Window-Boundary Count	07C _H	167
WDTL	Watchdog Timer, Low Byte	080 _H	167
WDTH	Watchdog Timer, High Byte	084 _H	167
ID	Identity Register	0A8 _H	176
PASSWD	Password Register	0AC _H	171
OSC_CON	OSC Control Register	0B0 _H	106
COCON	Clock Output Control Register	0B4 _H	121
MODPISEL	Peripheral Input Select Register	0B8 _H	146
MODPISEL1	Peripheral Input Select Register 1	0BC _H	147
MODPISEL2	Peripheral Input Select Register 2	0C0 _H	148
MODPISEL3	Peripheral Input Select Register 3	0C4 _H	149
MODSUSP1	Module Suspend Control Register 1	0C8 _H	161
MODSUSP2	Module Suspend Control Register 2	0CC _H	162
GPT12PISEL	GPT12 Peripheral Input Select Register	0D0 _H	156
EDCCON	Error Detection and Correction Control Register	0D4 _H	168
EDCSTAT	Error Detection and Correction Status Register	0D8 _H	169
MEMSTAT	Memory Status Register	0DC _H	177
NVM_PROT_STS	NVM Protection Status Register	0E0 _H	174
MEM_ACC_STS	Memory Access Status Register	0E4 _H	174



Table 16 Registers Overview SCU Module

Register Short Name	Register Long Name	Offset Address	Page Number
P0_POCON0	Port Output Control Register	0E8 _H	150
P0_POCON1	Port Output Control Register	0EC _H	151
P0_POCON2	Port Output Control Register	0F0 _H	152
TCCR	Temperature Compensation Control Register	0F4 _H	155
P1_POCON0	Port Output Control Register	0F8 _H	153
P1_POCON1	Port Output Control Register	0FC _H	154
P1_POCON2	Port Output Control Register	100 _H	155
DMAIEN1	DMA Interrupt Enable Register 1	144 _H	140
DMAIEN2	DMA Interrupt Enable Register 2	148 _H	141
DMASRCSEL	DMA Source Selection Register	14C _H	142
DMAIRC1	DMA Interrupt Control Register 1	154 _H	364
DMAIRC2	DMA Interrupt Control Register 2	158 _H	366
GPT12IEN	GPT12 Interrupt Enable Register	15C _H	138
GPT12IRC	Timer and Counter Control/Status Register	160 _H	362
IRCON1CLR	Interrupt Request 1 Clear Register	178 _H	358
IRCON2CLR	Interrupt Request 2 Clear Register	17C _H	359
DMASRCSEL2	DMA Source Selection Register 2	180 _H	143
DMAIRC1CLR	DMA interrupt Control 1 Clear Register	184 _H	365
DMAIRC2CLR	DMA Interrupt Control 2 Clear Register	188 _H	366
IRCON3CLR	Interrupt Request 3 Clear Register	190 _H	360
IRCON4CLR	Interrupt Request 4 Clear Register	194 _H	361
DMASRCCLR	DMA Source Selection Clear Register	198 _H	143

7.3 Clock Generation Unit

The Clock Generation Unit (CGU) enables a flexible clock generation for TLE987xQX. During user program execution, the frequency can be modified to optimize the performance/power consumption ratio, allowing power consumption to be adapted to the actual application state.

The CGU in the TLE987xQX consists of one oscillator circuit (OSC_HP), a Phase-Locked Loop (PLL) module with an internal oscillator (OSC_PLL), and a Clock Control Unit (CCU). The CGU can convert a low-frequency input/external clock signal to a high-frequency internal clock.

The system clock f_{SYS} is generated from of the following selectable clocks:

- PLL clock output f_{PLL}
- Direct clock from oscillator OSC_HP $f_{\rm OSC}$
- Low precision clock $f_{\text{LP_CLK}}$ (HW-enabled for startup after reset and during power-down wake-up sequence)






Figure 24 Clock Generation Unit Block Diagram

The following sections describe the different parts of the CGU.

7.3.1 Low Precision Clock

The clock source LP_CLK is a low-precision RC oscillator (LP-OSC) with a nominal frequency of 18 MHz that is enabled by hardware as an independent clock source for the TLE987xQX startup after reset and during the power-down wake-up sequence. $f_{\text{LP CLK}}$ is not user configurable.

7.3.2 High Precision Oscillator Circuit (OSC_HP)

The high precision oscillator circuit, designed to work with both an external crystal oscillator or an external stable clock source, consists of an inverting amplifier with XTAL1 as the input, and XTAL2 as the output.

Figure 25 shows the recommended external circuitry for both operating modes, External Crystal Mode and External Input Clock Mode.

7.3.2.1 External Input Clock Mode

When supplying the clock signal directly, not using an external crystal and bypassing the oscillator, the input frequency needs to be equal or greater than 4 MHz if the PLL VCO part is used.

When using an external clock signal it must be connected to XTAL1. XTAL2 is left open (unconnected).

7.3.2.2 External Crystal Mode

When using an external crystal, its frequency can be within the range of 4 MHz to 25 MHz. An external oscillator load circuitry must be used, connected to both pins, XTAL1 and XTAL2. It normally consists of the two load capacitances C1 and C2. A series damping resistor could be required for some crystals. The exact values and the corresponding operating ranges depend on the crystal and have to be determined and optimized in cooperation with the crystal vendor using the negative resistance method. The following load cap values can be used as starting point for the evaluation:



Table 17 External CAP Capacitors

Fundamental Mode Crystal Frequency (approx., MHz)	Load Caps C_1 , C_2 (pF)
4	33
8	18
12	12
16	10
20	10
25	8




Figure 25 TLE987xQX External Circuitry for the OSC_HP

7.3.3 Phase-Locked Loop (PLL) Module

This section describes the TLE987xQX PLL module.

The clock $f_{\rm PLL}$ is generated in one of the following PLL configured modes:

- · Prescaler Mode, also called VCO Bypass Mode
- Normal Mode
- · Freerunning Mode

7.3.3.1 Features

Following is an overview of the PLL features/functions:

- Programmable clock generation PLL
- Loop filter
- Input frequency: $f_{\rm OSC}$ = 4 to 16 MHz
- VCO frequency: f_{VCO} = 48 MHz to 160 MHz (selectable by range)
- VCO lock detection
- · Oscillator run detection
- Output frequency: f_{PLL} = 46.87 kHz to 80 MHz
- Provided: Fixed input divider P = 1



- Provided: 4-bit feedback divider N
- Provided: 2-bit output divider K2 and 1-bit output divider K1
- Oscillator Watchdog
- Prescaler Mode
- Freerunning Mode
- Normal Mode
- · Sleep Mode, also automatically activated during device power-save mode
- · Glitchless switching between both K-Dividers
- · Glitchless switching between Normal Mode and Prescaler Mode
- · Internal Oscillator for oscillator watchdog
- Internal Oscillator as clock source CGU Oscillator, 5 MHz

7.3.3.2 PLL Functional Description

The following figure shows the PLL block structure.




Figure 26 PLL Block Diagram

The reference frequency $f_{\rm R}$ can be selected to be taken either from the internal oscillator $f_{\rm INT}$ or from an external clock source $f_{\rm OSC}$.

The PLL uses up to three dividers to manipulate the reference frequency in a configurable way. Each of the three dividers can be bypassed corresponding to the PLL operating mode (based on f_{PLL}):

- · Bypassing P, N and K2 dividers; this defines the Prescaler Mode
- Bypassing K1 divider; this defines the Normal Mode
- Bypassing K1 divider and ignoring the P divider; this defines the Freerunning Mode

Table 18 shows the selectable clock source options.

Table 18 Clock Option Selection

VCOBYP	OSCDISC	Mode Selected
0	0	Normal Mode



Table 18 Clock Option Selection (cont'd)

VCOBYP	OSCDISC	Mode Selected
1	х	Prescaler Mode
0	1	Freerunning Mode

Normal Mode

In Normal Mode the reference frequency f_R is divided down by a factor P, multiplied by a factor N and then divided down by a factor K2.

The output frequency is given by:

$$f_{\mathsf{PLL}} = \frac{\mathsf{N}}{\mathsf{P} \cdot \mathsf{K2}} \cdot f_{\mathsf{R}} \tag{1}$$

The Normal Mode is selected by the following settings

- PLL CON.VCOBYP = 0
- PLL CON.OSCDISC = 0

The Normal Mode is active when

- PLL CON.VCOBYP = 0
- PLL CON.OSCDISC = 0
- PLL_CON.LOCK = 1

If f_{PLL} is selected as the clock source for system frequency f_{SYS} , the user should enable PLL in normal mode as default

Note: The result of f_R times N-factor must be within the VCO Range, the VCO Range selection has to be adjusted accordingly.

Prescaler Mode (VCO Bypass Mode)

In Prescaler Mode the reference frequency f_R is only divided down by a factor K1.

The output frequency is given by

$$f_{\mathsf{PLL}} = \frac{f_{\mathsf{R}}}{\mathsf{K1}}$$

The Prescaler Mode is selected by the following settings

- PLL CON.VCOBYP = 1
- PLL_CON.OSCDISC = X

The Prescaler Mode is active when

- PLL CON.VCOBYP = 1
- PLL_CON.OSCDISC = X
- OSC_CON.OSC2L = 0 if f_{OSC} is provided as f_{R} (OSC_CON.OSCSS = 01_B)

Freerunning Mode

In Freerunning Mode the base frequency output of the Voltage Controlled Oscillator (VCO) f_{VCObase} is only divided down by a factor K2.

The output frequency is given by

$$f_{\text{PLL}} = \frac{f_{\text{VCObase}}}{K2}$$



The Freerunning Mode is enabled by the following settings/conditions

PLL_CON.VCOBYP = 0 and PLL_CON.LOCK = 0

or

PLL_CON.VCOBYP = 1 and OSC_CON.OSCSS = 1 and OSC_CON.OSC2L = 1

or

PLL_CON.VCOBYP = 0 and PLL_CON.OSCDISC = 1

The Freerunning Mode is active when

- PLL CON.VCOBYP = 0
- PLL CON.OSCDISC = 1
- PLL_CON.LOCK = 0

General Configuration Overview

The divider values and all necessary other values can be configured via the PLL configuration registers.

In TLE987xQX, the P factor is fixed to 1. **Table 19** gives the valid output frequency range for the P divider dependent on f_R frequency range:

Table 19 P-Divider Factor = 1

P	f_{P} for f_{R} =						
	4 MHz	5 MHz	10 MHz	16 MHz	25 MHz		
1	4	5	10	16	not allowed		

Note: Of course the whole range in between two f_R columns in the above table is allowed. E.g. for a range f_R = 10 to 16 MHz.

The P-divider output frequency f_P is fed to the Voltage Controlled Oscillator (VCO). The VCO is a part of PLL with a feedback path. A divider in the feedback path (N divider) divides the VCO frequency. The f_{VCO} range is defined by configuration of VCOSEL.

Table 20 VCO Range

VCOSEL	$f_{\sf VCOmin}$	$f_{\sf VCOmax}$	f _{VCObase} ¹⁾	Unit
0	48	112	approx. max. 38	MHz
1	96	160	approx. max. 76	MHz

¹⁾ f_{VCObase} is the free running operation frequency of the PLLVCO, when no input reference clock is available.

The following table shows the possible N loop division rates and gives the valid output frequency range for f_{REF} depending on N and the VCO frequency range:

Table 21 N Loop Division Rates

N	f_{DIV} for f_{VCO} =						
	48	72	96	112	136	160	
8	6.00	9.00	12.00	14.00	not allow	ed ¹⁾	
9	5.33	8.00	10.66	12.44	15.11	not allowed ¹⁾	
10	4.80	7.20	9.60	11.20	13.60	16.00	
11	4.36	6.54	8.72	10.18	12.36	14.54	
12	4.00	6.00	8.00	9.33	11.33	13.33	



Table 21 N Loop Division Rates (cont'd)

N	f_{DIV} for f_{VCO} =							
	48	72	96	112	136	160		
13	not allowed1)	5.54	7.38	8.62	10.46	12.31		
1417								
18		4.00	5.33	$6.2\overline{2}$	7.5 5	8.88		
19	not allowed ¹⁾		5.05	5.89	7.16	8.42		
2023								
24			4.00	4.66	5.6 6	6.66		
25	not allowed ¹⁾		<u> </u>	4.48	5.44	6.40		
2627								
28				4.00	4.86	5.71		

¹⁾ Values in this range are only allowed in Freerunning Mode, but have no impact there.

Note: The whole range in between two $f_{\rm VCO}$ columns in the above table is allowed.

The N-divider output frequency $f_{\rm DIV}$ is then compared with $f_{\rm REF}$ in the phase detector logic, within the VCO logic. The phase detector determines the difference between the two clock signals and accordingly controls the output frequency of the VCO, $f_{\rm VCO}$.

Note: Due to this operation, the VCO clock of the PLL has a frequency which is a multiple of f_{DIV} . The factor for this is controlled through the value applied to the N-divider in the feedback path. For this reason this factor is often called a multiplier, although it actually controls division.

The output frequency of the VCO, f_{VCO} , is divided by K2 to provide the final desired output frequency f_{PLL} . **Table 22** shows the output frequency range depending on the K2 divisor and the VCO frequency range:

Table 22 K2 Divisor Table

K2		f_{PLL} for f_{VCO} =							
	48	72	96	112	136	160	[%]		
2	24.0	36.0	48.0	56.0	68.0	80.0	50		
3	16.0	24.0	32.0	37.3	45.3	53.3	46 - 54		
4	12.0	18.0	24.0	28.0	34.0	40.0	50		
5	9.6	14.4	19.2	22.4	27.2	32.0	48.5 - 51.5		

Notes

- 1. The whole range in between two f_{vco} columns in the above table is allowed.
- 2. For divider factors that cause duty cycles far off of 50%, not only the cycle time has to be checked, but also the minimum clock pulse width.

For the K1-divider the same table is valid as for the K2-divider. The only difference is that not f_{VCO} is used as reference, f_{R} is used instead.

Table 23 K1 Divisor Table

K1			Duty Cycle	
	5	8	16	[%]
1	5.0	8.0	16.0	40 - 60
2	2.5	4.0	8.0	50



For different source oscillator, the selection of $f_{\rm PLL}$ = 24 MHz or 40 MHz is shown in **Table 24**.

Table 24 System Frequency

f_{PLL} Selected	Oscillator	$f_{\sf osc}$	N	Р	K	Actual f_{SYS}
40 MHz	On-chip	5 MHz	16	1	2	40 MHz
	External	10 MHz	8	1	2	40 MHz
		8 MHz	10	1	2	40 MHz
24 MHz	On-chip	5 MHz	24	1	5	24 MHz
	External	12 MHz	8	1	4	24 MHz
		8 MHz	12	1	4	24 MHz
		6 MHz	12	1	3	24 MHz

For the TLE987xQX, the value of P is fixed to 1. In order to obtain the required f_{PLL} , the values of VCOSEL, N and K can be chosen respectively by the bits VCOSEL, NDIV and KDIV (either K2DIV or K1DIV) for different oscillator input frequency.

7.3.3.3 Oscillator Watchdog

The oscillator watchdog monitors the external incoming clock $f_{\rm OSC}$. Only incoming frequencies that are too low (below 300 kHz) to enable a stable operation of the VCO circuit are detected.

As reference clock the internal oscillator (OSC_PLL) frequency f_{INT} is used and therefore the internal oscillator must be put into operation.

By setting bit OSC_CON.OSCWDTRST the detection can be restarted without a reset of the complete PLL. The detection status output is only valid after some cycles of f_{INT} .

7.3.3.4 PLL VCO Lock Detection

The PLL has a lock detection that supervises the VCO part of the PLL in order to differentiate between stable and instable VCO circuit behavior. The lock detector marks the VCO circuit and therefore the output $f_{\rm VCO}$ of the VCO as instable if the two inputs $f_{\rm REF}$ and $f_{\rm DIV}$ differ too much. Changes in one or both input frequencies below a level are not marked by a loss of lock because the VCO can handle such small changes without any problem for the system. Table 25 shows values below that the lock is not lost for different input values.

Table 25 Loss of VCO Lock Definition

	Maximum Allow Changing						
$\frac{\mathrm{d}f_{\mathrm{DIV}}}{\mathrm{d}t}$ for f_{REF} =							
4 MHz	10 MHz	16 MHz					
≤ 0.6	≤ 3.7	≤ 9.5					
kHz/µs	kHz/µs	kHz/µs					
20 MHz	25 MHz	40 MHz					
≤ 14.9	≤ 23.2	≤ 59.5					
kHz/µs	kHz/µs	kHz/µs					

7.3.3.5 Internal Oscillator (OSC PLL)

The PLL internal oscillator is used for two different purposes:



Operating the Oscillator Watchdog

The input frequency for the PLL direct from OSC_HP (XTAL), is supervised using the OSC_PLL as reference frequency. For more information see **Section 7.3.3.3**.

Providing a Input Clock to the PLL

The OSC_PLL can be used as input clock for all PLL modes. This is controlled and configured via OSC_CON.OSCSS.

OSC_PLL operates at a nominal frequency of 5 MHz.

7.3.3.6 Switching PLL Parameters

The following restriction applies when changing PLL parameters via the PLL_CON register:

- Prescaler Mode (VCO bypass) may be enabled at any time, however, it has to be ensured that the maximum
 operating frequency of the device (see data sheet) will not be exceeded.
- Before switching NDIV, the Prescaler Mode has to be selected.
- VCOSEL and KDIV may be switched at any time, however, it has to be ensured that the maximum operating
 frequency of the device will not be exceeded.
- Only one parameter should be switched at one register write operation.
- Before switching the input clock source via OSC_CON.OSCSS, the Prescaler Mode has to be selected. Due
 to a following potential oscillator watchdog event, the PLL may switch to Freerunning Mode. The procedure to
 set up the PLL in normal operation follows that as stated in Section 7.3.3.8.
- Before deselecting the Prescaler Mode, the RESLD bit has to be set and then the LOCK flag has to be checked. Only when the LOCK flag is set again, the Prescaler Mode may be deselected.
- Before changing VCOSEL, the Prescaler Mode must be selected.

7.3.3.7 Oscillator Watchdog Event or PLL Loss of Lock Detection

In case of detection of too low frequency of the external clock source $f_{\rm OSC}$, the OSC-Too-Low flag (OSC_CON.OSC2L) is set. If enabled by NMICON.NMIOWD, a trap request to the CPU is activated correspondingly only in these two cases: 1) When PLL is in Prescaler Mode and OSCSS = 01 selecting $f_{\rm OSC}$ as PLL input clock source and SYSCON0.SYSCLKSEL selects PLL clock output as the system frequency, or 2) When SYSCON0.SYSCLKSEL selects $f_{\rm OSC}$ as the system frequency. With these 2 cases and the OSC2L condition, the OWD NMI flag FNMIOWD in NMISR is set.

Note: Do not restart the oscillator watchdog detection by setting bit OSC_CON.OSCWDTRST while PLL is in Prescaler Mode, as the detection status (OSC_CON.OSC2L) takes some time to be stable.

An oscillator watchdog event normally leads to a following PLL loss-of-lock detection.

If PLL is not the system clock source (SYSCON0.SYSCLKSEL deselects PLL or PLL is in Prescaler Mode) when the loss-of-lock is detected, only the lock flag is reset (PLL_CON.LOCK = 0). No loss-of-lock NMI is generated and no further action is taken. Otherwise if PLL is selected as clock source for system frequency and VCOBYP = 0, the PLL loss-of-lock NMI flag FNMIPLL in NMISR is set. If enabled by NMICON.NMIPLL, an NMI trap request to the CPU is activated. In addition, the lock flag is reset. Note that in the first place, the LOCK flag has to be set first before a loss-of-lock NMI request is generated. This avoids a potential PLL loss-of-lock NMI request after device power-on reset.

On an oscillator watchdog event (when PLL is in Prescaler Mode and external clock (OSC_HP) is selected as PLL clock input) or on PLL loss-of-lock detection (when PLL is in Normal Mode), the PLL will be switched to run in the Freerunning Mode on the VCO base frequency divided by K2, which is enforced by hardware until the Prescaler Mode is (re-)selected.

Due to the above, the PLL shall only run in Prescaler Mode when changing the PLL configuration or switching between PLL operation modes.



7.3.3.8 Oscillator Watchdog Event or Loss of Lock Recovery

In case of oscillator watchdog NMI, user software can first check if the PLL remains locked. If not, the clock system can be reconfigured again by executing the following sequence as the OWD NMI routine:

- Restart the oscillator watchdog detection by setting bit OSC_CON.OSCWDTRST
- 2. Wait until OSC_CON.OSC2L is clear
- 3. When bit OSC_CON.OSC2L is cleared, then
 - a) Select the Prescaler Mode (PLL CON.VCOBYP = 1)
 - b) Set the restart lock detection bit PLL_CON.RESLD = 1
 - c) Wait until the PLL VCO part becomes locked (PLL CON.LOCK = 1)
 - d) When the LOCK is set again, the Prescaler Mode can be deselected (PLL_CON.VCOBYP = 0) and normal PLL operation is resumed.
- 4. Clear the OWD NMI flag FNMIOWD.

In the general case of PLL loss-of-lock or to re-configure the PLL settings, user software can try to configure the clock system again by executing the following sequence:

- 1. If input clock source is from XTAL (f_{OSC} from OSC_HP), ensure the input frequency is above threshold by checking OSC_CON.OSC2L.
- 2. The Prescaler Mode has to be selected (PLL_CON.VCOBYP = 1)
- 3. If desired, (re-)configure the PLL divider settings.
- 4. Set the restart lock detection bit PLL CON.RESLD = 1
- 5. Wait until the PLL VCO part becomes locked (PLL CON.LOCK = 1)
- 6. When the LOCK is set again, the Prescaler Mode can be deselected (PLL_CON.VCOBYP = 0) and normal PLL operation is resumed.
- 7. Clear the PLL loss-of-lock NMI flag FNMIPLL.

7.3.4 Clock Control Unit

The Clock Control Unit (CCU) receives the clock from the PLL $f_{\rm PLL}$, or the external input clock $f_{\rm OSC}$, or the low-precision input clock $f_{\rm LP_CLK}$. The system frequency is derived from one of these clock sources.




Figure 27 Clock Inputs to Clock Control Unit

The CCU generates all necessary clock signals within the microcontroller from the system clock. It consists of:

- Clock slow down circuitry
- Centralized enable/disable circuit for clock control

In normal running mode, the main module frequencies (synchronous unless otherwise stated) are as follows:

- System frequency, f_{SYS} = up to 40 MHz (measurement interface clock MI_CLK is derived from this clock)
- CPU clock (CCLK, SCLK) = up to 40 MHz (divide-down of NVM access clock)
- NVM access clock (NVMACCCLK) = up to 40 MHz



• Peripheral clock (PCLK, PCLK2, NVMCLK) = up to 40 MHz (equals CPU clock; must be same or higher) Some peripherals are clocked by PCLK, others clocked by PCLK2 and the NVM is clocked by both NVMCLK and NVMACCCLK. During normal running mode, PCLK = PCLK2 = NVMCLK = CCLK. On wake-up from power-down mode, PCLK2 is restored similarly like NVMCLK, whereas PCLK is restored only after PLL is locked.

For optimized NVM access (read/write) with reduced wait state(s) and with respect to system requirements on CPU operational frequency, bit field NVMCLKFAC is provided for setting the frequency factor between the NVM access clock NVMACCCLK and the CPU clock CCLK. For details, refer to the separate NVM documentation.

For the slow down mode, the operating frequency is reduced using the slow down circuitry with clock divider setting at the bit field CLKREL. Bit field CLKREL is only effective when slow down mode is enabled via SFR bit PMCON0.SD bit. Note that the slow down setting of bit field CLKREL correspondingly reduces the NVMACCCLK clock. Slow down setting does not influence the erase and write cycles for the NVM.

User's Manual 103 Rev. 1.3, 2017-06-27



7.3.4.1 Clock Tree




Figure 28 Clock Tree

7.3.4.2 Startup Control for System Clock

Typically when the TLE987xQX starts up after reset, the LP_CLK is selected by hardware to provide the system frequency $f_{\rm SYS}$. CPU runs based on this system frequency during startup operation by boot firmware (unless otherwise specified and configured by firmware). Meanwhile, the system clock input is switched to the PLL output. With user boot configuration, the PLL is configured with internal oscillator (5 MHz) as input, by default. User code can modify the default PLL configuration as required.

The exception to the above is with resets that do not reset the clock system, which are watchdog timer (WDT) reset and soft reset. With these resets, the previous user configuration of PLL and clock system is retained across the reset.

Note: In the event the PLL fails to lock during startup operation, the LP_CLK continues to provide the system clock input. The system clock input source is indicated by the register bit field SYSCON0.SYSCLKSEL.



7.3.5 External Clock Output

An external clock output is provided as CLKOUT. This output clock can be enabled/disabled via bit COCON.EN. One of three clock sources ($f_{\rm CCLK}$ or $f_{\rm SYS}$ /n or $f_{\rm OSC}$) can be selected for output, configured via bit fields COCON.COUTS1 and COUTS0.

If COUTS1 = 0 (independent on COUTS0), the output clock is f_{CCLK} . Otherwise, if COUTS0 = 0, the output clock is from oscillator output frequency; if COUTS0 = 1, the clock output frequency is chosen by the bit field COREL which selects the n divider factor on f_{SYS} . Under this selection, the clock output frequency can further be divided by 2 using a toggle latch (TLEN = 1), the resulting output frequency has 50% duty cycle.

7.3.6 CGU Registers

The registers of the clock generation unit for PLL and oscillator control are not affected by the watchdog timer (WDT) reset and soft reset. Therefore the system clock configuration and frequency is maintained across these types of reset.

Unless otherwise stated, the reset value as stated for the following registers apply only with Power-On reset, Brown-Out reset, Hard reset, WDT1 reset or Wake-up reset.

User's Manual 105 Rev. 1.3, 2017-06-27



7.3.6.1 PLL Oscillator Register

These registers control the setting and trimming of OSC_PLL, the Power Down of XTAL (OSC_HP) and the control and status monitor of oscillator watchdog.

OSC_CON OSC Control F	Register		(OE	30 _H)	Reset Value: 10 ₊		
7	6	5	4	3	2	1	0
OSCTRIM_8	Res	Res	XPD	OSC2L	OSCWDTRST	os	css
rw	r	r	rw	rh	rwh	r	W

Field	Bits	Type	Description			
OSCTRIM_8	7	rw	OSC_PLL Trim Configuration Bit [8] This bit field enables the trimming for the OSC_PLL. User should always set this bit with any write. This bit is a protected bit. When the Protection Scheme is activated, this bit cannot be written directly. For more information on Protection Scheme, see Section 7.12.			
Res	6	r	Reserved This bit field is always read as zero.			
Res	5	r	Reserved This bit field is always read as zero.			
XPD	4	rw	XTAL (OSC_HP) Power Down Control 0 _B XTAL (OSC_HP) is not powered down. 1 _B XTAL (OSC_HP) is powered down. The XPD bit is a protected bit. When the Protection Scheme is activated, this bit cannot be written directly. For more information on Protection Scheme, see Section 7.12. Note: When XPD is set, switch of clock source to internal oscillator			
			has to be done asynchronous.			
OSC2L	3	rh	OSC-Too-Low Condition Flag The Oscillator Watchdog monitors the $f_{\rm OSC}$. $0_{\rm B}$ $f_{\rm OSC}$ is above threshold. $1_{\rm B}$ $f_{\rm OSC}$ is below threshold. On OSC-too-low detection (OSC2L: $0 \rightarrow 1$) and VCOBYP = 1 and OSCSS = 01, PLL switches to freerunning mode. On above condition, and when $f_{\rm OSC}$ is selected as the system clock source, hardware switches the system clock source to PLL (SYSCON0.SYSCLKSEL is also updated).			
			Note: OWD NMI request is activated on OSC-too-low condition only in two cases: 1) when VCOBYP = 1 and OSCSS = 01 and SYSCLKSEL selects PLL clock as system clock source; 2) when SYSCLKSEL selects $f_{\rm OSC}$ as system clock source.			



Field	Bits	Type	Description
OSCWDTRST	2	rwh	Oscillator Watchdog Reset Setting this bit will reset the OSC2L status flag to 1 and restart the oscillator detection. This bit will be automatically reset to 0 and thus always be read back as 0. O _B No effect. 1 _B Reset OSC2L flag and restart the oscillator watchdog of the PLL.
OSCSS	1:0	rw	 Oscillator Source Select 00_B PLL internal oscillator OSC_PLL (f_{INT}) is selected synchronously as f_R. 01_B XTAL (f_{OSC} from OSC_HP) is selected synchronously as f_R. 10_B PLL internal oscillator OSC_PLL (f_{INT}) is selected asynchronously as f_R. 11_B PLL internal oscillator OSC_PLL (f_{INT}) is selected asynchronously as f_R. The OSCSS bit is a protected bit. When the Protection Scheme is activated, this bit cannot be written directly. For more information on Protection Scheme, see Section 7.12. Note: Synchronous switching of clock source to internal oscillator is not possible when XPD = 1 or no external clock is available (check bit OSC2L). Note: Use the 1X option only when the external clock is not available.

This register OSC_CON is reset by RESET_TYPE_4.

User's Manual 107 Rev. 1.3, 2017-06-27



7.3.6.2 PLL Registers

These registers control the PLL configuration or settings.

PLL_CON

P	LL Control I	Register		(0	(044 _H)			Reset Value: 64 _H		
	7	6	5	4	3	2	1	0		
	'	N	DIV	1	VCOBYP	OSCDISC	RESLD	LOCK		
		r	W	1	rwh	rwh	rwh	r		


Field	Bits	Type	Description
NDIV	7:4	rw	PLL N-Divider
			0000_{B} N = 8
			0001_{B} N = 9
			0010_{B} N = 10
			0011 _B N = 12
			0100_{B} N = 14
			0101 _B N = 15
			0110_{B} N = 16
			0111 _B N = 18
			$1000_{\rm B}$ N = 20
			$1001_{\rm B}$ N = 21
			$1010_{\rm B}$ N = 22
			1011 _B N = 24
			$1100_{\rm B}$ N = 25
			1101_{B} N = 26
			1110_{B} N = 27
			1111_{B} N = 28
			The NDIV bit is a protected bit. When the Protection Scheme is
			activated, this bit cannot be written directly. For more information on
			Protection Scheme, see Section 7.12 .
VCOBYP	3	rwh	PLL VCO Bypass Mode Select
			0 _B Normal (or freerunning) operation (default)
			1 _B Prescaler Mode; VCO is bypassed (PLL output clock is derived
			from input clock divided by K1-divider)
			This bit is cleared by hardware when PLL switches to freerunning
			mode.
			When the bit value changes from 0 to 1, bit OSCDISC = 0.
OSCDISC	2	rwh	Oscillator Disconnect
			0 _B Oscillator is connected to the PLL
			1 _B Oscillator is disconnected to the PLL.
			By default after power-on reset, PLL is running in Freerunning Mode
			(oscillator is disconnected).
RESLD	1	rwh	Restart Lock Detection
			Setting this bit will reset the PLL lock status flag and restart the lock
			detection. This bit will be automatically reset to 0 and thus always be
			read back as 0.
			0 _B No effect.
			1 _B Reset lock flag and restart lock detection.



Field	Bits	Type	Description
LOCK	0	r	 PLL Lock Status Flag 0_B The frequency difference of f_{REF} and f_{DIV} is greater than allowed. The VCO part of the PLL can not lock on a target frequency. 1_B The frequency difference of f_{REF} and f_{DIV} is small enough to enable a stable VCO operation.
			Notes
			1. In case of a loss of VCO lock the $f_{\rm VCO}$ goes to the upper boundary of the selected VCO band if the reference clock input is greater as expected.
			2. In case of a loss of VCO lock the $f_{\rm VCO}$ goes to the lower boundary of the selected VCO band if the reference clock input is lower as expected.
			3. On loss-of-lock detection (LOCK: $1 \rightarrow 0$) and when VCOBYP = 0, PLL switches to freerunning mode.
			4. Loss-of-lock NMI request is activated only on loss-of-lock detection when VCOBYP = 0 and SYSCON0.SYSCLKSEL selects PLL clock as system frequency.

The register PLL_CON is reset by RESET_TYPE_4.





Field	Bits	Type	Description
VCOSEL	7	rw	VCOSEL Setting 0 _B VCOSEL = 0 1 _B VCOSEL = 1
K1DIV	6	rw	PLL K1-Divider 0 _B K1 = 2 1 _B K1 = 1 The K1DIV bit is a protected bit. When the Protection Scheme is activated, this bit cannot be written directly. For more information on Protection Scheme, see Section 7.12.
K2DIV	5:4	rw	$\begin{array}{ll} \textbf{PLL K2-Divider} \\ 00_B & \text{K2} = 2 \\ 01_B & \text{K2} = 3 \\ 10_B & \text{K2} = 4 \\ 11_B & \text{K2} = 5 \\ \end{array}$ The K2DIV bit is a protected bit. When the Protection Scheme is activated, this bit cannot be written directly. For more information on Protection Scheme, see Section 7.12.
			Note: Depending on VCOSEL, the user has to set the K2-divider factor large enough to ensure the PLL output frequency in freerunning mode is never higher than that specified for the device.



Field	Bits	Type	Description
CLKREL	3:0	rw	Slow Down Clock Divider for f_{CCLK} Generation
			0000_{B} f_{sys}
			$0001_{\rm B}$ $f_{\rm sys}/2$
			$0010_{\rm B}$ $f_{\rm sys}/3$
			$0011_{\rm B}$ $f_{\rm sys}/4$
			$0100_{\rm B}$ $f_{\rm sys}/8$
			$0101_{\rm B}$ $f_{\rm sys}/16$
			$0110_{\rm B}$ $f_{\rm sys}/24$
			$0111_{\rm B}$ $f_{\rm sys}/32$
			$1000_{\rm B}$ $f_{\rm sys}/48$
			$1001_{\rm B}$ $f_{\rm sys}/64$
			$1010_{\rm B}$ $f_{\rm sys}/96$
			$1011_{\rm B}$ $f_{\rm sys}/128$
			$1100_{\rm B}$ $f_{\rm sys}/192$
			$1101_{\rm B}$ $f_{\rm sys}/256$
			$1110_{\rm B}$ $f_{\rm sys}/384$
			$1111_{\rm B}$ $f_{\rm sys}/512$
			This setting is effective only when the device is enabled in Slow
			Down Mode.
			Note: $f_{\rm SYS}$ is further divided by the NVMCLKFAC factor to generate $f_{\rm CCLK}$.

The register CMCON1 is reset by RESET_TYPE_4.



CMCON2 Clock Contro	ol Register 2		(04	IC _H)		R	eset Value: 00 _H
7	6	5	4	3	2	1	0
	1		Res	1			PBA0CLKRE L
	*	!	r	+	*		rw

Field	Bits	Type	Description
Res	7:1	r	Reserved
			This bit field is always read as zero.
PBA0CLKREL	0	rw	PBA0 Clock Divider This Flag configures the PBA0 clock divider. 0 _B divide by 1 1 _B divide by 2 The PBA0CLKREL bit is a protected bit.When the Protection Scheme is activated, this bit cannot be written directly. For more information on Protection Scheme, see Section 7.12.

The register CMCON2 is reset by RESET_TYPE_4.


User's Manual 112 Rev. 1.3, 2017-06-27



7.3.6.3 System Clock Control Registers

The clock source for the system is selected via register SYSCON0.

SYSCON0



Field	Bits	Type	Description
SYSCLKSEL	7:6	rw	System Clock Select This bit field defines the clock source that is used as system clock for the system operation. 00_{B} The PLL clock output signal f_{PLL} is used 01_{B} The direct clock input from f_{OSC} is used 10_{B} The direct low-precision clock input from $f_{\mathrm{LP_CLK}}$ is used. 11_{B} The direct low-precision clock input from $f_{\mathrm{LP_CLK}}$ is used. Note: In normal application, it is expected that the system is running on the PLL clock output.
NVMCLKFAC	5:4	Γ	NVM Access Clock Factor This bit field defines the factor by which the system clock is divided down, with respect to the synchronous NVMACCCLK clock. 00 _B Divide by 1 01 _B Divide by 2 10 _B Divide by 3 11 _B Divide by 4 Note: Can only be changed via dedicated BROM routine.
Res	3, 2, 1,	r	Reserved Returns 0 if read; should be written with 0.

Table 26 Reset Value of Register SYSCON0

Reset Source	Reset Value
Power-On Reset/Brown-out Reset/WDT1 Reset/Wake-up Reset/Hardware Reset	C 0 _H
Watchdog Timer Reset/Soft Reset	U 0 _H (U = unchanged)

This register SYSCON0 is reset by RESET_TYPE_4.



7.3.6.4 Analog Peripherals Clock Control Registers

The clock frequency for the analog modules is selected via register APCLK1 and APCLK2. The APCLK1 is used as operating clock for all analog peripherals. For this reason it is important to always adapt the Analog Peripherals Clock Control Register settings to the required frequency range, if the system clock is changed.

APCLK CTRL1

	Analog Perip		Control 1 Regi	ister (05	64 _H)		Res	et Value: 30 _H
	7	6	5	4	3	2	1	0
	CPCLK_DIV	CPCLK_SEL	BGCLK_DIV	BGCLK_SEL	CLKWDT_IE	T3CLK_SEL	APCLK_SET	PLL_LOCK
L	rw	rw	rw	rw	rw	rw	rwh1	r

Field	Bits	Type	Description
CPCLK_DIV	7	rw	Charge Pump Clock Divider This Flag configures the charge pump clock divider. 0 _B divide by 2 1 _B divide by 1 The CPCLK_DIV bit is a PASSWD protected bit.
CPCLK_SEL	6	rw	Charge Pump Clock Selection This Flag selects the charge pump clock. 0 _B LP_CLK is selected 1 _B f _{sys} is selected The CPCLK_SEL bit is a PASSWD protected bit. Note: If SYSCLKSEL[1] = '1' the default CPCLK_SEL = "0" (LP_CLK) is taken
BGCLK_DIV	5	rw	Bandgap Clock Divider This Flag configures the bandgap clock divider. 0 _B divide by 2 1 _B divide by 1 The BGCLK_DIV bit is a PASSWD protected bit.
BGCLK_SEL	4	rw	Bandgap Clock Selection This Flag selects the bandgap clock. 0 _B LP_CLK is selected 1 _B f _{sys} is selected The BGCLK_SEL bit is a PASSWD protected bit. Note: If SYSCLKSEL[1] = '1' the default BGCLK_SEL = "0" (LP_CLK) is taken
CLKWDT_IE	3	rw	Clock Watchdog Interrupt Enable 0 _B Interrupt disabled 1 _B Interrupt enabled The CLKWDT_IE bit is a PASSWD protected bit.
T3CLK_SEL	2	rw	Timer 3 Clock Selection This Flag selects the Timer 3 clock. 0 _B LP_CLK is selected 1 _B MI_CLK is selected The T3CLK_SEL bit is a PASSWD protected bit.



Field	Bits	Type	Description
APCLK_SET	1	rwh1	Set and Overtake Flag for Clock Settings This Flag makes the APCLK1, APCLK2, T3CLK_DIV Settings valid. 0 _B Clock Settings are ignored (previous values are hold) 1 _B Clock Settings are overtaken Note: APCLK_SET is cleared by hardware once the clock setting are overtaken
PLL_LOCK	0	r	PLL Lock Indicator 0 _B locked 1 _B not locked

Table 27 Reset Value of Register APCLK_CTRL1


Reset Source (RESET_TYPE_4)	Reset Value
Power-On Reset/Brown-out Reset/WDT1 Reset/Wake-up Reset/Hardware Reset	50 _H
Watchdog Timer Reset/Soft Reset	UU _H (U = unchanged)

This register APCLK_CTRL1 is reset by RESET_TYPE_4.

The clock source for the analog modules is selected via register APCLK1 and APCLK2.



APCLK_CTRL2



Field	Bits	Type	Description
Res	7:4	r	Reserved Returns 0 if read; should be written with 0.
T3CLK_DIV	3:2	rw	Timer 3 Clock Divider This Flag configures the Timer 3 clock divider. 00 _B divide by 1 01 _B divide by 2 10 _B divide by 4 11 _B divide by 8 The T3CLK_DIV bit is a PASSWD protected bit.
Res	1:0	r	Reserved Returns 1 if read; should be written with 0.

Table 28 Reset Value of Register APCLK_CTRL2

Reset Source (RESET_TYPE_4)	Reset Value
Power-On Reset/Brown-out Reset/WDT1 Reset/Wake-up Reset/Hardware Reset	01 _H
Watchdog Timer Reset/Soft Reset	UU _H (U = unchanged)

This register APCLK_CTRL2 is reset by RESET_TYPE_4.

The clock source for the analog modules is selected via register APCLK1 and APCLK2.



APCLK1

Analog Perip	heral Clock R	egister 1	(0:	58 _H)		Res	set Value: 00 _H
7	6	5	4	3	2	1	0
APCLK3SCL R	APCLK3STS	APCLK1STS		Res	APCLK1SCL R	APCLI	K1FAC
W	r	r		r	W	r	W

Field	Bits	Type	Description			
APCLK3SCLR	7	w	Analog Peripherals Clock Status Clear			
			This bit field is used for APCLK3 Status Clear.			
APCLK3STS	6	r	fSYS Loss of Clock Status This bit field indicate the loss of fSYS clock status.			
_			 0_B No loss of fSYS clock 1_B Loss of fSYS clock occurred 			
Thi use 00 _E 01 _E 10 _E 11 _E The free		r	Analog Peripherals Clock Status This bit field reflects the analog peripheral clock source status that is used as system clock for the analog module operation. OOB THE MI_CLK clock is in the required range O1B THE MI_CLK clock exceeds the higher limit The MI_CLK clock exceeds the lower limit The MI_CLK clock is not inside the specified limit. The implemented clock watchdog (see Chapter 8) is monitoring the frequency of the analog subsystem. If the clock is not inside the required range, a system reset will be issued.			
			Note: The functionality of the analog modules can only be guaranteed, if their clock is in the required range.			
Res	3	r	Reserved Always read as zero.			
APCLK1SCLR	2	W	Analog Peripherals Clock Status Clear This bit field is used for APCLK1 Status Clear.			
APCLK1FAC	1:0	rw	Analog Module Clock Factor This bit field defines the factor by which the system clock is divided down, with respect to the synchronous MI_CLK clock. 00 _B Divide by 1 01 _B Divide by 2 10 _B Divide by 3 11 _B Divide by 4 The APCLKFAC bit is not a protected bit. This setting is only effective when APCLK_SET = 1. Note: If SYSCLKSEL[1] = '1' (LP_CLK) the default APCLK1FAC = "00" is taken (divide by 1)			



Table 29 Reset Value of Register APCLK1

Reset Source (RESET_TYPE_4)	Reset Value
Power-On Reset/Brown-out Reset/WDT1 Reset/Wake-up	00 _H
Reset/Hardware Reset	
Watchdog Timer Reset/Soft Reset	UU _H
	(U = unchanged)

This register APCLK1 is reset by RESET_TYPE_4.

The clock source for the analog modules is selected via register APCLK1 and APCLK2.



APCLK2 Analog Periphe	eral Clock F	Register 2	(05	5C _H)		Re	set Value: 08 _H
7	6	5	4	3	2	1	0
APCLK2SCL R	APCL	K2STS		1	APCLK2FAC		
W		r		1	rw		

Field	Bits	Type	Description			
APCLK2SCLR	7 w		Analog Peripherals Clock Status Clear			
APCLK2STS	6:5	r	This bit field is used for APCLK2 Status Clear.			
APCLK2515	0.5	f	Analog Peripherals Clock Status This bit field reflects the analog peripheral clock source status that is used as system clock for the analog module operation. 00 _B The TFILT_CLK clock is in the required range 01 _B The TFILT_CLK clock exceeds the higher limit 10 _B The TFILT_CLK clock exceeds the lower limit 11 _B The TFILT_CLK clock is not inside the specified limit. The implemented clock watchdog (see Chapter SCU_PM) is monitoring the frequency of the analog subsystem. If the clock is not inside the required range, a system reset will be issued.			
			Note: The functionality of the analog modules can only be guaranteed, if their clock is in the required range.			

User's Manual 119 Rev. 1.3, 2017-06-27



Field	Bits	Type	Description
APCLK2FAC	4:0	rw	Slow Down Clock Divider for TFILT_CLK Generation
			$00000_{ m B}$ $f_{ m sys}$
			$00001_{\rm B} f_{\rm sys}/2$
			$00010_{\rm B} f_{\rm sys}/3$
			$00011_{\rm B} f_{\rm sys}/4$
			$00100_{\rm B} f_{\rm sys}/5$
			$00101_{\rm B}$ $f_{\rm sys}/6$
			$00110_{\rm B} f_{\rm sys}/7$
			$00111_{\rm B} f_{\rm sys}/8$
			$01000_{\rm B} f_{\rm sys}/9$
			$01001_{\rm B}$ $f_{\rm sys}/10$
			$01010_{\rm B}$ $f_{\rm sys}/11$
			$01011_{\rm B} f_{\rm sys}/12$
			$11110_{\rm B}$ $f_{\rm sys}/31$
			11111_{B} $f_{sys}/32$
			This setting is effective only when the APCLK_SET = 1.
			Notes
			1. If SYSCLKSEL[1] = '1' (LP_CLK) the default APCLK2FAC = 8 is taken
			2. f_{SYS} is further divided by the APCLK2FAC factor to generate TFILT_CLK. The clock should be always at 2 MHz.

Table 30 Suggested Value for APCLK2

Clock Frequency	APCLK2FAC
18 MHz (lp_clk)	08 _H (default)
20 MHz (Pll clk)	09 _H
24 MHz (Pll clk)	0B _H
40 MHz (Pll clk)	13 _H

Table 31 Reset Value of Register APCLK2

Reset Source (RESET_TYPE_4)	Reset Value
Power-On Reset/Brown-out Reset/WDT1 Reset/Wake-up	0B _H
Reset/Hardware Reset	
Watchdog Timer Reset/Soft Reset	UU _H
	(U = unchanged)

This register APCLK2 is reset by RESET_TYPE_4.



7.3.6.5 External Clock Control Register

This register controls the setting of external clock for CLKOUT.

COCON

Clock Output Control Register			(0E	34 _H)	Reset Value:			
	7	6	5	4	3	2	1	0
	EN	COUTS1	TLEN	COUTS0		СОБ	REL	
	rw	rw	rw	rw	1	rv	V	

Field	Bits	Type	Description
EN	7	rw	CLKOUT Enable 0 _B No external clock signal is provided 1 _B The configured external clock signal is provided
COUTS1	6	rw	Clock Out Source Select Bit 1 $0_{\rm B}$ $f_{\rm CCLK}$ is selected. $1_{\rm B}$ Based on setting of COUTS0.
TLEN	5	rw	Toggle Latch Enable Enable this bit if 50% duty cycle is desired on CLKOUT. This bit is only applicable when both COUTS1 and COUTS0 are set to 1. O _B Toggle Latch is disabled. Clock output frequency is chosen by the bit field COREL. 1 _B Toggle Latch is enabled. Clock output frequency is half of the frequency that is chosen by the bit field COREL. The resulting output frequency has 50% duty cycle.
COUTS0	4	rw	Clock Out Source Select Bit 0 This bit is effective only if COUTS1 is set to 1. O _B Oscillator output frequency is selected. 1 _B Clock output frequency is chosen by the bit field COREL.
COREL	3:0	rw	Clock Output Divider $0000_{B} f_{sys}$ $0001_{B} f_{sys}/2$ $0010_{B} f_{sys}/3$ $0011_{B} f_{sys}/4$ $0100_{B} f_{sys}/6$ $0101_{B} f_{sys}/8$ $0110_{B} f_{sys}/10$ $0111_{B} f_{sys}/12$ $1000_{B} f_{sys}/12$ $1000_{B} f_{sys}/14$ $1001_{B} f_{sys}/18$ $1011_{B} f_{sys}/18$ $1011_{B} f_{sys}/20$ $1100_{B} f_{sys}/24$ $1101_{B} f_{sys}/32$ $1110_{B} f_{sys}/36$ $1111_{B} f_{sys}/40$

This register COCON is reset by RESET_TYPE_4.



7.4 Reset Control

This section describes the types of reset and the effects of each reset on the TLE987xQX.

7.4.1 Types of Reset

The following reset types are recognized by the TLE987xQX:

- · Power-on reset
 - Requested asynchronously and released by supply voltage $V_{\rm S}$ reaching the upper threshold. Indication is a direct analysis of $V_{\rm S}$ undervoltage.
- Brown-out reset
 - Is not differentiated by system with power-on reset.
- · Wake-up reset
 - Requested asynchronously by wake-up event during power save mode.
- · Hardware reset
 - Requested asynchronously by event on external reset input (pin).
- WDT1 reset
 - Activated asynchronously by external WDT1 reset event.
- SCU Watchdog Timer (WDT) reset
 - Requested by WDT reset event.
- · Soft reset
 - Requested synchronously by soft reset event.

7.4.2 Overview

When the TLE987xQX is first powered up or with brown-out condition triggered by supply voltage input(s) going below the threshold, proper voltage thresholds must be reached before the MCU system starts operation with the release of the MCU, CPU and NVM resets. With all resets (except soft and SCU watchdog timer resets), the boot configuration is latched. The CPU starts to execute from the Boot ROM firmware with the release of MCU reset.

If the system is in power save mode, it is possible to wake-up with reset. Wake-up reset is basically equivalent to power-on reset except that it is a 'warm' reset and certain settings or configuration of the system are maintained across the reset. A wake-up via hard reset pin while in power save mode is effected as wake-up reset.

The hardware reset function via pin can be used anytime to restart the system.

The external watchdog timer (WDT1) can trigger a WDT1 reset on the system, if the timer is not refreshed before it overflows.

Likewise, the SCU watchdog timer (WDT) can trigger a watchdog timer reset on the system if the timer is not refreshed before it overflows.

Soft reset can be triggered by application software where applicable.

Note that the boot configuration is only latched with the power-on, brown-out, WDT1, wake-up and hardware resets.

7.4.3 Module Reset Behavior

Table 32 gives an overview on how the various modules or functions of the TLE987xQX are affected with respect to the reset type. A "n" means that the module/function is reset to its default state. Refer to **Table 34** for effective reset as priority.



Table 32 Effect of Reset on Modules/Functions

Module/ Function	Power-On/ Brown-Out Reset	Wake-up Reset ¹⁾	Hardware Reset ¹⁾	WDT1 Reset ¹⁾	WDT Reset	Soft Reset ²⁾
CPU Core	n	n	n	n	n	n
SCU	n except reset indication bit	n except indication bits	n except reset indication bit	n except reset indication bit	n except certain status bits ³⁾	n except certain status bits ³⁾
Peripherals	n	n	n	n	n	n
Debug System	n	n	n	n	n	n
Port Control	n	n	n	n	n	n
FW Startup Execution	Executes all INIT	Sleep: Executes all INIT	Executes most INIT	Executes most INIT	Skips not required INIT	Skips not required INIT
On-Chip Static RAM	Initialized to 0	Sleep: Initialized to 0; Stop: Not affected ⁴⁾	Not affected ⁴⁾⁵⁾	Not affected ⁴⁾⁵⁾	Not affected ⁴⁾	Not affected ⁴⁾
Memory Extension Stack RAM	Affected	Affected	Affected	Affected	Affected	Affected
NVM	n	n	n	n	n except MapRAM	n except MapRAM
Clock System incl. PLL	n	n	n	n	Not affected ⁶⁾	Not affected ⁶⁾

¹⁾ MCU sub-system: Hardware reset, WDT1 reset and wake-up reset (from Stop Mode or Sleep Mode) are generally HW-equivalent to power-on/brown-out reset, any exceptions are mainly due to power-on reset being a 'cold' start.

²⁾ Soft Reset can be set by CPU_AIRCR.SYSRESETREQ

³⁾These bits include the reset requestor indication bit, the last power-on/brown-out/WDT1/wake-up reset latched boot configuration, and NMI status flags e.g. NMISR.

⁴⁾ Not affected = Reset has no direct effect on RAM contents.

⁵⁾ If the reset happens during a write to SRAM, the byte in the targeted write address may be corrupted.

⁶⁾ All configuration including trim settings.



7.4.4 Functional Description of Reset Types

This section describes the definition and controls depending on the reset source.

7.4.4.1 Power-On / Brown-out Reset

Power-on reset is the highest level reset whereby the whole system is powered up and reset. Brown-out reset occurs when any required voltage drops below its minimum threshold.

In user mode, the system clock is switched to the PLL output at the defined frequency of the device.

7.4.4.2 Wake-up Reset

Wake-up reset occurs due to enabled event on defined functional input pins leading to reset of device while the device was in power-save mode. Wake-up reset from sleep and power-down (stop) mode is differentiated by respective indicator bits. In case of wake-up from Sleep Mode, reset is always effected.

Wake-up reset has the next highest priority after power-on/brown-out reset.

In user mode, the system clock is switched to the PLL output at the defined frequency of the device.

7.4.4.3 Hardware Reset

Hardware reset is requested asynchronously by event on external RESET (low active) input pin, and has the next highest priority after wake-up reset.

In case of hardware reset is activated while the device is in power-save mode, this is effectively a wake-up reset. Refer **Figure 14**.

In user mode, the system clock is switched to the PLL output at the defined frequency of the device.

For details of programming the filter time of the external RESET (low active) input pin see the corresponding reset pin blind time register, **CNF_RST_TFB**.

7.4.4.4 WDT1 Reset

WDT1 reset occurs due to WDT1 timer overflow or when servicing in a closed window, and has the next highest priority after hardware reset.

In user mode, the system clock is switched to the PLL output at the defined frequency of the device.


7.4.4.5 WDT / Soft Reset

WDT reset occurs due to WDT timer overflow; Soft reset occurs due to software set of the soft reset request bit. These two resets are at the same priority level (same effect on system) and has the lowest priority level. With these resets, the device continues running on the previous clock system configuration.

User's Manual 124 Rev. 1.3, 2017-06-27



7.4.5 **Reset Register Description**



Field	Bits	Type	Description
LOCKUP_EN	7	rw	Lockup Reset Enable Flag 0 _B Lockup is disabled. 1 _B Lockup is enabled. The LOCKUP_EN bit is a protected bit. When the Protection Scheme is activated, this bit cannot be written directly. For more information on Protection Scheme, see Section 7.12.
Res	6:1	r	Reserved Returns 0 if read; should be written with 0.
LOCKUP	0	rw	Lockup Flag 0 _B Lockup Status not active. 1 _B Lockup Status active. The LOCKUP bit is a protected bit. When the Protection Scheme is activated, this bit cannot be written directly. For more information on Protection Scheme, see Section 7.12.

This register RSTCON is reset by RESET_TYPE_3.

Note: The Lockup reset is a reset provided by the ARM Core. The effect of the Lockup reset is the same as for a software reset.

The registers PMU RESET STSx are located in PMU mapped to SFR space, see PMU_RESET_STS1 and PMU_RESET_STS2. The register should retain its value across all resets until power is not available. In case of power-on reset, only PMU_1V5DidPOR bit is set.

Table 33 Reset Value of Register PMU_RESET_STSx (XSFR)

	= ` '
Reset Source	Reset Value
Power-down Wake-up Reset	0000 0010 _B
Power-down Wake-up via Hardware Reset	0100 0010 _B
Sleep Wake-up Reset	0000 0100 _B
Soft Reset	0000 1000 _B
WDT Reset	0001 0000 _B
WDT1 Reset	0010 0000 _B
Hardware Reset	0100 0000 _B
Power-On Reset/Brown-out Reset	1000 0000 _B



Possible Combination of Reset Sources

Table 34 lists all possible combinations of reset status bits being set in the TLE987xQX. A "x" means that the corresponding reset has occurred.

Table 34 Effective Reset with Combination of Reset Sources

Effective Reset	POBORST	WKRS		HDRST	WDT1RST	WDTRST	SWRST	
		WKSL	WKST					
Power-on	х	Х	Х	Х	Х	Х	Х	
Wake-up from sleep	_	Х	_	Х	Х	Х	_	
Wake-up from stop	_	_	X	X	X	X	_	
Hardware	_	_	_	Х	Х	Х	Х	
WDT1	_	_	_	_	Х	Х	Х	
WDT	_	_	_	_	_	х	_	
Software	_	_	_	_	_	_	Х	
WDT & Software	_	_	_	_	_	Х	Х	

7.4.6 Booting Scheme

After any power-on reset, brown-out reset, hardware reset, WDT1 reset or wake-up reset, the pins TMS, P0.0, P0.2 together choose different modes. **Table 35** shows the boot selection options available in the TLE987xQX.

Table 35 TLE987xQX Boot Options

TMS/SWD	P0.0	P0.2	MODE
0	х	х	User Mode / BSL Mode
1	1	0	Debug Mode with Serial Wire (SW) port



7.5 Power Management

This section describes the features and functionality provided for power management of the device.

7.5.1 Overview

The TLE987xQX power-management system allows software to configure the various processing units so that they automatically adjust to draw the minimum necessary power for the application.

There are four power modes: Active Mode, Slow Down Mode, Stop Mode and Sleep Mode, as shown in **Figure 29**. Sleep Mode is a special case which can only be exited with a system reset.

The operation of the system components in each of these states can be configured by software. The power modes provide flexible reduction of power consumption through a combination of techniques, including:

- Stopping the CPU clock
- Stopping the clocks of other system components individually
- Clock-speed reduction of some peripheral components
- Power-down of the entire system with fast restart capability
- Reducing or removing the power supply to power domains




Figure 29 Transition between Various Modes of Operation (without reset)

In Slow Down Mode, the clock generation unit is instructed to reduce its clock frequency so that the clock to the system, i.e. core and peripherals, will be divided by a programmable factor.

In Stop Mode, the clock is turned off. Hence, it cannot be awakened by an interrupt or the Watchdog Timer. It will be awakened only when it receives an external wake-up signal or reset signal. The application must be prepared that the TLE987xQX is served with one of these signals. A wake-up circuit is used to detect enabled wake-up signal(s) and activate the Stop Mode wake-up. During Stop Mode, this circuit remains active.

In Sleep Mode, the power supply to the whole MCU subsystem is removed. On detection of wake-up event, a system reset is generated, the MCU is reset to default configuration and then restart operation is initialized.



The priority for entry to the power-save modes starting from the highest is Sleep Mode, Stop Mode, then Slow Down Mode.

7.5.2 Functional Description

This section describes the power-save modes, their operations, and entry and exit. It also describes the respective behavior of TLE987xQX system components.

7.5.2.1 Slow Down Mode

The Slow Down Mode is used to reduce the power consumption by decreasing the internal clock in the device. The Slow Down Mode is activated by setting the bit SD in SFR PMCON0. The bit field CMCON1.CLKREL is used to select different slow down frequencies. The CPU and peripherals are clocked at this lower frequency. The Slow Down Mode is terminated by clearing bit SD.

7.5.2.2 Stop Mode

In the Stop Mode, the NVM is put into NVM shutdown mode (analog and digital parts except MapRAM shut down). The 5 V (VDDP) power supply to the analog modules ADC and PLL & internal oscillator is not removed. The MCU digital parts and the NVM MapRAM are powered by the 1.5 V (VDDC) regulator (supplying 0.9 V in this mode). All functions of the microcontroller are stopped while the contents of the NVM, on-chip RAM and the SFRs are maintained. As for the external ports, all digital pads are still powered .

In Stop Mode, the clock is turned off. Hence, the system cannot be awakened by an interrupt or the Watchdog Timer. It will be awakened only when it receives an external wake-up signal (with or without a following system reset) or with reset by asserting the hard reset pin.

Software requests Stop Mode by setting the bit **PMCON0.PD** to 1. In addition to this Flag the **WFI** or **WFE** instruction has to be executed. As soon as the controller has finished its currently executed interrupt task it will enter the Stop Mode. **Figure 30** below shows the correct sequence to enter Stop Mode:

User's Manual 128 Rev. 1.3, 2017-06-27






Figure 30 Stop Mode Entry Programming Sequence

Exiting Stop Mode

Stop Mode can be exited by active edge on the enabled wake-up pin(s), or by asserting the hard reset pin.

The wake-up circuitry will perform a sequence of predefined actions such as restoring all supply voltages, restoring modules to operational mode including the oscillator and PLL. On PLL lock (stable PLL clock the user configuration is restored), peripheral clock gating. CPU clock gating is removed and the CPU starts to run from the instruction following the one that sets the PD bit. It is required by the user code to insert three NOP instructions following the one that sets the PD bit.

Note: If user has selected the PLL output as system clock (typical use case), but lock status of the PLL cannot be achieved, the PLL will enter freerunning mode and software execution will be continued in PLL freerunning mode.



Usage of ARM Core low power modes for stop mode

The ARM Core provides two low power modes, which are called Sleep and Deep sleep. For system stop mode the Deep Sleep mode of the core is used. To enable the deep sleep mode the System Control Register at address E000ED10_H has to be written. Another way of entering Deep Sleep mode is to execute two dedicated mode change instructions:

- WFI
- WFE

When the controller enters stop mode via WFI instruction, it executes the lowest priority pending interrupt and after that enters sleep mode. This feature is not recommended to be used for normal operation using stop mode, because the controller would only operate interrupt triggered.

When the WFE instruction is used, the controller starts to operate triggered by an external event. If the CPU will be woken up be this external event, it stays in thread mode and continues to execute the code before it entered stop mode.

This is the recommended procedure to enter stop mode.

7.5.2.3 Sleep Mode

In the Sleep Mode, the supply to the whole MCU subsystem including the ADC, PLL and NVM is removed. The wake-up detection circuitry remains supplied. Only contents of non-volatile memory are retained. As for the external ports, only the wake-up pads are still powered. The supply to ADC pads is removed.

Sleep Mode is always exited with a system reset, which is triggered by active edge on the enabled wake-up pin(s). It is not possible to exit Sleep Mode by asserting the hard reset pin as the digital 5 V pads will not be powered. Software requests Sleep Mode by setting the bit PMCON0.SL to 1.

Exiting Sleep Mode

Sleep Mode can only be exited with a system reset, triggered by active edge on the enabled wake-up pin(s).



7.5.3 Register Description

PMCON0

Power Mode Control Register 0			(04	40 _H)		Reset Value: 00 _H		
_	7	6	5	4	3	2	1	0
	Res	Res	Res	Res	SD	PD	SL	XTAL_ON
L	r	r	r	r	rw	rwh1	rwh1	rw

Field	Bits	Type	Description
Res	7:4	r	Reserved Returns 0 if read; should be written with 0.
SD	3	rw	Slow Down Mode Enable. Active High. Setting this bit will cause the chip to go into slow down mode. Reset by user. The SD bit is a protected bit. When the Protection Scheme is activated, this bit cannot be written directly. For more information on Protection Scheme, see Section 7.12.
PD	2	rwh1	Power Down Mode Enable. Active High. Setting this bit will cause the chip to go into a Power Down mode. Reset by wake-up circuit. The PD bit is a protected bit. When the Protection Scheme is activated, this bit cannot be written directly. For more information on Protection Scheme, see Section 7.12.
SL	1	rwh1	Sleep Mode Enable. Active High. Setting this bit will cause the chip to go into Sleep Mode. Reset by wake-up circuit. The SL bit is a protected bit. When the Protection Scheme is activated, this bit cannot be written directly. For more information on Protection Scheme, see Section 7.12.
XTAL_ON	0	rw	 OSC_HP Operation in Power Down Mode 0_B OSC_HP (XTAL) will be put to Power Down Mode by hardware in power save mode. 1_B OSC_HP (XTAL) continues to operate in Power Down Mode, if enabled by OSC_CON.XPD. This provides user the option for reduced power consumption in the Power Down Mode. It must be noted that the startup time of OSC_HP can be in the range of some milliseconds. Alternatively for fast wake-up from Power Down Mode while avoiding this power consumption, the user can selectively enable internal oscillator as clock source and disable OSC_HP before enabling Power Down Mode.



7.6 Interrupt Management

This section describes the management of interrupts by the system control unit.

7.6.1 Overview

The Interrupt Management sub-module in the SCU controls the non-core-generated interrupt requests to the core. The core has one non-maskable interrupt (NMI) node and in total 16 maskable interrupt nodes. **Figure 31** shows the block diagram of the Interrupt Management sub-module.




Figure 31 Interrupt Management Block Diagram

The non-maskable interrupt unit controls the NMI requests. An incoming NMI request is not maskable and in this sense, differs from the regular interrupts. In addition, an NMI request always has the highest priority to be serviced. In the TLE987xQX, eight different sources can generate an NMI: watchdog timer prewarning, PLL loss-of-lock, oscillator watchdog event, NVM map error, Memory ECC error, NVM operation complete, Debug Mode user IRAM event and supply prewarning. Some NMI sources can be triggered by one of several events. These NMI sources are ORed to generate an NMI interrupt directly to the core. The triggering NMI sources/events are indicated in the NMI Status Register (NMISR), and in some cases the event flags are located in the peripheral register. The NMI node source control can be configured via the NMI Control Register (NMICON).

There are generally 3 types of maskable inputs into the core: internal, external and extended interrupts. The maskable interrupt unit will generate the respective interrupt node request to the core and will maintain corresponding SCU flags and control. In general, to support all types of peripheral interrupts, an interrupt node of the core may be shared among several interrupt sources.

7.6.1.1 External Interrupts

The generation of an interrupt request from an external source by edge detection in the SCU is shown in Figure 32. External interrupts can be positive, negative or double edge triggered. Register EXICON0 specifies the active edge for the external interrupt.






Figure 32 Interrupt Request Generation of External Interrupts

7.6.1.2 Extended Interrupts

Extended interrupts are for non-core on-chip peripherals for core-external trigger of interrupt requests to the core. There are nine such interrupts.

Interrupt signals from such on-chip peripherals are pulse triggered and active for two clock cycles. These interrupt signals belonging to the same interrupt node will be latched as one direct interrupt request to the core. IRCONx (where x = 0-1, 3-4) or peripheral registers hold the interrupt event flags for these extended and external interrupt events. Corresponding bits in the Interrupt Enable Registers (IEN) within the core may block or transfer these interrupt requests to the core interrupt controller. An enabled interrupt request is acknowledged when the core vectors to the interrupt routine. The software routine should clear the interrupt flags in the IRCONx registers.

As there are more peripheral interrupts than interrupt nodes supported by the core, some interrupts are multiplexed to the same interrupt node. Where possible and necessary, critical peripheral interrupts (e.g. SSC) have their own dedicated interrupt node.

7.6.2 Interrupt Node Assignment

Table 36 shows the interrupt node assignment for TLE987xQX.

Table 36 NMI

Interrupt Node	Vector Address	Assignment for TLE987xQX
NMI	0000 _H	Watchdog Timer, PLL, NVM Operation Complete, CLKWDT, Oscillator Watchdog, NVM map error, ECC error, Pre-Warn SUPP, Pre-Warn TEMP

Table 37 Interrupt Vector Table

Service Request	Node ID	Description
GPT1	0	GPT1 interrupt (T2-T4)
GPT2	1	GPT2 interrupt (T5-T6, CAPIN)
MU- ADC8/T3	2	Measurement Unit, VBG, Timer3, BEMF
ADC1	3	ADC1 interrupt / VREF5V Overload / VREF5V OV/UV, 10-bit ADC
CCU0	4	CCU6 node 0 interrupt



Table 37 Interrupt Vector Table

Service Request	Node ID	Description
CCU1	5	CCU6 node 1 interrupt
CCU2	6	CCU6 node 2 interrupt
CCU3	7	CCU6 node 3 interrupt
SSC1	8	SSC1 interrupt (receive, transmit, error)
SSC2	9	SSC2 interrupt (receive, transmit, error)
UART1	10	UART1 (ASC-LIN) interrupt (receive, transmit), Timer2, linsync1, LIN
UART2	11	UART2 interrupt (receive, transmit), Timer21, External interrupt (EINT2)
EXINT0	12	External interrupt (EINT0), MON
EXINT1	13	External interrupt (EINT1)
BDRV/CP	14	Bridge Driver / Charge Pump
DMA	15	DMA Controller



7.6.3 Interrupt Related Registers

Several interrupt related registers are located in the SCU.

7.6.3.1 Interrupt Event Enable Control

The two interrupt events of UART and three interrupt events of SSC module are of interrupt structure 1 which is described in **Chapter 13.3.2**. As there is no enable/disable bit(s) for these interrupt events within the module, bits are defined in the SCU register MODIEN1 and MODIEN2 for this purpose.

MODIEN1

Peripheral Interrupt Enable Register 1			(03	80 _H)		Res	et Value: C7 _H
7	6	5	4	3	2	1	0
TIEN1	RIEN1	Res	Res	Res	RIREN1	TIREN1	EIREN1
rw	rw	r	r	r	rw	rw	rw

Field	Bits	Type	Description
TIEN1	7	rw	UART 1 Transmit Interrupt Enable
			0 _B Transmit interrupt is disabled
			1 _B Transmit interrupt is enabled
RIEN1	6	rw	UART 1 Receive Interrupt Enable
			0 _B Receive interrupt is disabled
			1 _B Receive interrupt is enabled
Res	5:3	r	Reserved
	Returns 0 if read; should be written with 0.		Returns 0 if read; should be written with 0.
RIREN1	2	rw	SSC 1 Receive Interrupt Enable
			0 _B Receive interrupt is disabled
			1 _B Receive interrupt is enabled
TIREN1	1	rw	SSC 1 Transmit Interrupt Enable
			0 _B Transmit interrupt is disabled
			1 _B Transmit interrupt is enabled
EIREN1	0	rw	SSC 1 Error Interrupt Enable
			0 _B Error interrupt is disabled
			1 _B Error interrupt is enabled



MODIEN2

Peripheral Interrupt Enable Register 2			(03	4 _H)		Reset Value: C7 _H			
	7	6	5	4	3	2	1	0	
	TIEN2	RIEN2	EXINT2_EN	Res		RIREN2	TIREN2	EIREN2	
	rw	rw	rw		r	rw	rw	rw	

Field	Bits	Type	Description
TIEN2	7	rw	UART 2 Transmit Interrupt Enable
			0 _B Transmit interrupt is disabled
			1 _B Transmit interrupt is enabled
RIEN2	6	rw	UART 2 Receive Interrupt Enable
			0 _B Receive interrupt is disabled
			1 _B Receive interrupt is enabled
EXINT2_EN	5	rw	External Interrupt 2 Enable
			0 _B External interrupt is disabled
			1 _B External interrupt is enabled
Res	4:3	r	Reserved
			Returns 0 if read; should be written with 0.
RIREN2	2	rw	SSC 2 Receive Interrupt Enable
			0 _B Receive interrupt is disabled
			1 _B Receive interrupt is enabled
TIREN2	1	rw	SSC 2 Transmit Interrupt Enable
			0 _B Transmit interrupt is disabled
			1 _B Transmit interrupt is enabled
EIREN2	0	rw	SSC 2 Error Interrupt Enable
			0 _B Error interrupt is disabled
			1 _B Error interrupt is enabled



MODIEN3

Peripheral Interrupt Enable Register 3			(03	88 _H)		Res	set Value: 00 _H	
_	7	6	5	4	3	2	1	0
	Re	es	MONSTS	MONIE		Res		IE0
	l	7	r	rw		r		rw

Field	Bits	Type	Description		
Res	7:6	r	Reserved		
			Returns 0 if read; should be written with 0.		
MONSTS	5	r	MON Input Status		
			0 _B Status zero		
			1 _B Status one		
MONIE	4	rw	MON Interrupt Enable		
			0 _B disabled		
			1 _B enabled		
Res	3:1	r	Reserved		
			Returns 0 if read; should be written with 0.		
IE0	0	rw	External Interrupt Enable		
			0 _B disabled		
			1 _B enabled		

MODIEN4

Peripheral Interrupt Enable Register 4			(03	C _H)		Res	set Value: 00 _H		
	7	6	5	4	3	2	1	0	
		'	'	Res	'	'	'	IE1	
			I.	r	1	L		rw	

Field	Bits	Type	Description
Res 7:1 r Rese		r	Reserved
			Returns 0 if read; should be written with 0.
IE1	0	rw	External Interrupt Enable 0 _B disabled 1 _D enabled



GPT12IEN

GPT12 Interrupt Enable Register			(1	5C _H)		Res	Reset Value: 3F _H	
	7	6	5	4	3	2	1	0
	Re	es	CRIE	T6IE	T5IE	T4IE	T3IE	T2IE
r		rw	rw	rw	rw	rw	rw	

Field	Bits	Type	Description
Res	7:6	r	Reserved Returns 0 if road: should be written with 0
	_		Returns 0 if read; should be written with 0.
CRIE	5	rw	General Purpose Timer 12 Capture and Reload Interrupt Enable
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
T6IE	4	rw	General Purpose Timer 12 T6 Interrupt Enable
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
T5IE	3	rw	General Purpose Timer 12 T5 Interrupt Enable
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
T4IE	2	rw	General Purpose Timer 12 T4 Interrupt Enable
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
T3IE	1	rw	General Purpose Timer 12 T3 Interrupt Enable
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
T2IE	0	rw	General Purpose Timer 12 T2 Interrupt Enable
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled

Other Interrupt Related Registers

The following interrupt related registers are located in the SCU:

- NMICON
- NMISR
- IRCON0, IRCON1, IRCON2, IRCON3, IRCON4
- EXICON0
- MODIEN1, MODIEN2

All registers, except MODIENx, are described in the Interrupt System Chapter 13.5.

7.6.3.2 DMA Interrupt Event Enable and Select Control

The integrated DMA Controller has 14 dedicated interrupt sources. They are:

DMA Interrupt Sources

- 10-bit ADC Programmed Sequencer Sequence done
- 10-bit ADC Single Sequence done
- SSC Transmit Request
- SSC Receive Request
- ADC1-CH1



- ADC1-CH2
- ADC1-CH3
- ADC1-CH4
- ADC1-CH5
- ADC1-CH6
- ADC1-CH7, CCU T12_ZM
- ADC1-CH8, CCU T12_PM
- Timer 3 cc6_int(single transfer), GPT12-T3

All DMA related interrupt enable registers are described below.



DMA	ΙEΝ	1
-----	-----	---

DMA Interrupt Enable Register 1			(14	l4 _H)		Res	set Value: 00 _H	
	7	6	5	4	3	2	1	0
	CH8IE	CH7IE	CH6IE	CH5IE	CH4IE	СНЗІЕ	CH2IE	CH1IE
	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
CH8IE	7	rw	DMA Channel 11 Interrupt Enable (ADC1 Channel 7)
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
CH7IE	6	rw	DMA Channel 10 Interrupt Enable (ADC1 Channel 6)
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
CH6IE	5	rw	DMA Channel 9 Interrupt Enable (ADC1 Channel 5)
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
CH5IE	4	rw	DMA Channel 8 Interrupt Enable (ADC1 Channel 4)
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
CH4IE	3	rw	DMA Channel 7 Interrupt Enable (ADC1 Channel 3)
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
CH3IE	2	rw	DMA Channel 6 Interrupt Enable (ADC1 Channel 2)
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
CH2IE	1	rw	DMA Channel 5 Interrupt Enable (ADC1 Channel 1)
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
CH1IE	0	rw	DMA Channel 4 Interrupt Enable (ADC1 Channel 0)
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled



DM	ΑI	Εľ	٧2
----	----	----	----

DMA Interrupt Enable Register 2			(14	·8 _H)		Res	et Value: 00 _H	
	7	6	5	4	3	2	1	0
	Res	Res	GPT12IE	SSCRXIE	SSCTXIE	TRSEQ2RDYI E	TRSEQ1RDYI E	TRERRIE
	r	r	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
Res	7:6	r	Reserved
			Returns 0 if read; should be written with 0.
GPT12IE	5	rw	DMA Channel 12 Interrupt Enable (GPT12/Timer3)
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
SSCRXIE	4	rw	DMA Channel 3 Interrupt Enable (SSCx Receive)
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
SSCTXIE	3	rw	DMA Channel 2 Interrupt Enable (SSCx Transmit)
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
TRSEQ2RDYIE	2	rw	DMA Channel 1 Interrupt Enable (ADC1 ESM)
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
TRSEQ1RDYIE	1	rw	DMA Channel 0 Interrupt Enable (ADC1 Sequence)
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
TRERRIE	0	rw	DMA Transfer Error Interrupt Enable
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled



DM/	ASR	CSEL
-----	-----	------

DMA Source Selection Register			(14	C _H)		Reset Value: 00 _H		
	7	6	5	4	3	2	1	0
	GPT12_T3	SSCRX	SSCTX	Res	T12PM_DMA EN	T12ZM_DMAE N	SSCRXSRCS EL	SSCTXSRCS EL
	r	r	r	r	rw	rw	rw	rw

Field	Bits	Type	Description			
GPT12_T3	7	r	DMA Channel 12 Request (GPT12E, Timer3)			
_			0 _B GPT12_T3 Transfer DMA Request not present			
			1 _B GPT12_T3 Transfer DMA Request present			
SSCRX	6	r	DMA Channel 3 Request (SSCx Receive)			
			0 _B SSC Receive DMA Request not present			
			1 _B SSC Receive DMA Request present			
SSCTX	5	r	DMA Channel 2 Request (SSCx Transmit)			
			0 _B SSC Transmit DMA Request not present			
			1 _B SSC Transmit DMA Request present			
Res	4	r	Reserved			
			Note: Should be written with zero			
T12PM_DMAEN	3	rw	CC6_T12_PM (Period Match) DMA muxer, DMA channel 1			
			0 _B ADC1 Channel 7 used as trigger for DMA Channel 11			
			1 _B CCU6 T12_PM used as trigger for DMA channel 11			
T12ZM_DMAEN	2	rw	CC6_T12_ZM (Zero Match) DMA muxer, DMA Channel 9			
			0 _B ADC1 Channel 5 used as trigger for DMA Channel 9			
			1 _B CCU6 T12_ZM used as trigger for DMA Channel 9			
SSCRXSRCSEL	1	rw	SSCx Receive Source Select			
			0 _B SSC1 Receive as DMA input is enabled			
			1 _B SSC2 Receive as DMA input is enabled			
SSCTXSRCSEL	0	rw	SSCx Transmit Source Select			
			0 _B SSC1 Transmit as DMA input is enabled			
			1 _B SSC2 Transmit as DMA input is enabled			




DMASRCCLR

DMA Source Selection Clear Register			(198 _H)			Reset Value: 00 ₁	
7	6	5	4	3	2	1	0
GPT12_T3C	SSCRXC	SSCTXC			Res		
W	W	W			r	Į.	

Field	Bits	Type	Description
GPT12_T3C	7	w	DMA Channel 12 Transmit Request Clear (GPT12E, Timer3)
			0 _B GPT12_T3 Transfer DMA Request not cleared 1 _B GPT12_T3 Transfer DMA Request cleared
SSCRXC	6	w	DMA Channel 3 Request Clear (SSCx Receive)
			0 _B SSC Receive DMA Request not cleared
			1 _B SSC Receive DMA Request cleared
SSCTXC	5	w	DMA Channel 2 Request Clear (SSCx Transmit)
			0 _B SSC Transmit DMA Request not cleared
			1 _B SSC Transmit DMA Request cleared
Res	4:0	r	Reserved
			Note: Should be written with zero

DMASRCSEL2



Field	Bits	Type	Description			
Res	7:2	r	Reserved			
			Note: Should be written with zero			
GPT12_DMAEN	1:0	rw	DMA Channel 12 trigger mux select (GPT12E, Timer3)			
			Note: Do not change DMA Channel 12 muxer if DMA Channel 12 is enabled in DMA Controller			
			00 _B Timer3 triggers DMA Channel 12			
			01 _B GPT12 T3 triggers DMA Channel 12			
			10 _B Timer3 or CCU6 T12_ZM triggers DMA Channel 12			
			11 _B GPT12 T3 or CCU6 T12_ZM triggers DMA Channel 12			

User's Manual 143 Rev. 1.3, 2017-06-27



7.6.4 Implementation of DMA Request inside the SCU

The DMA requests of SSC Transmit, SSC Receive and GPT12 have to be implemented as shown in the figure below on the example of the SSC transmit request. The Request Source of GPT12 is not multiplexed. The request has to be set by the corresponding interrupt request signal and hold until the corresponding dma_active signal goes to high. The reset of the corresponding request source flag is only done when the source is selected by the corresponding select signal:




Figure 33 Implementation of DMA Request Generation and Selection by SCU



7.6.5 NMI Event Flags Handling

Each NMI event and status flag is retained across these resets: 1) WDT reset, 2) soft reset. Specifically, these include all the flags of NMISR register: FNMIWDT, FNMIPLL, FNMINVM, FNMIOCDS, FNMIOWD, FNMIMAP and indirectly, FNMIECC and FNMISUP. In the case of watchdog resets, the requestor can be identified via the reset indicator bits WDT1RST and WDTRST. The ECC NMI is indicated by the respective event flags of SFR EDCSTAT.IRDBE, XRDBE and NVMDBE. Likewise, the supply prewarning NMI and MI_CLK WDT NMI is indicated by the respective event flags located in **Chapter 8, SCU_PM**.

These NMI event and status flags are otherwise reset to default value with all other resets i.e. power-on, brown-out, hardware, WDT1 (except WDT1RST) and wakeup reset.



7.7 General Port Control

The SCU contains control registers for the selection of:

- alternate input functions of UART, Timers and External Interrupts (Section 7.7.1)
- port output driver strength and temperature compensation (Section 7.7.2)

For functional description of GPIO ports, refer to Chapter 15.

7.7.1 Input Pin Function Selection

MODPISELx registers control the selection of the input pin functions. For UART, the selection of the RXD line also enables the corresponding TXD line.

MODPISEL



Field	Bits	Type	Description			
U_TX_CONDIS	7	rw	UART1 TxD Connection Disable 0 _B UART1-TxD1 Output routed to LIN Transmitter. 1 _B UART1-TxD1 Output is disconnected from LIN Transmitter. Transceiver TxD Input is routed to P0.1. Note: To select TXD_1 as the UART1 output on P0.1, the Port ALTSELx registers need to be configured additionally.			
URIOS1	6	rw	UART1 Input/Output Select 0 _B UART1 Receiver Input RxD1 is routed to LIN Receiver. 1 _B UART1 Receiver Input RxD1 is routed to P1.4. Note: To select RxD output of the Transmitter on P1.4, the Port ALTSELx registers need to be configured additionally.			
EXINT2IS	5:4	rw	External Interrupt 2 Input Select 00 _B n.u. 01 _B External Interrupt Input EXINT2_1 is selected (P1.4). 10 _B External Interrupt Input EXINT2_2 is selected (P0.4). 11 _B External Interrupt Input EXINT2_3 is selected (P0.0).			
EXINT1IS	3:2	rw	External Interrupt 1 Input Select 00 _B External Interrupt Input EXINT1_0 is selected (P1.1). 01 _B External Interrupt Input EXINT1_1 is selected (P1.3). 10 _B External Interrupt Input EXINT1_2 is selected (P1.0). 11 _B External Interrupt Input EXINT1_3 is selected (P2.4).			
EXINTOIS .	1:0	rw	External Interrupt 0 Input Select 00 _B External Interrupt Input EXINTO_0 is selected (P2.0). 01 _B External Interrupt Input EXINTO_1 is selected (P1.2). 10 _B External Interrupt Input EXINTO_2 is selected (P0.1). 11 _B External Interrupt Input EXINTO_3 is selected (P2.3).			




Peripheral In	put Select Re	gister 1	(0BC _H)			Reset Value: 00 _H		
7	6	5	4	3	2	1	0	
T21EXCON	T2EXCON	F	RES		RES	1	GPT12CAPIN B	
rw	rw	11	r	1	r		rw	

Field	Bits	Type	Description
T21EXCON	7 rw	rw	Timer 21 External Input Control 0 _B Timer 21 Input T21EX is selected by bit field MODPISEL2.T2EXIS. 1 _B Timer 21 Input T21EX is connected to signal from analog subsystem.
T2EXCON	6	rw	Timer 2 External Input Control 0 _B Timer 2 Input T2EX is selected by bit field MODPISEL2.T2EXIS. 1 _B Timer 2 Input T2EX is connected to signal from analog subsystem.
RES	5:4	r	Reserved Returns 0 if read; should be written with 0.
RES	3:1	r	Reserved Returns 0 if read; should be written with 0.
GPT12CAPINB	0	rw	GPT12 CAPINB Input Control set GPT12E->PISEL.ISCAPIN = 1 0 _B GPT12 CAPINB Input is connected to P0.3. 1 _B GPT12 CAPINB Input is connected to BEMF comparator output. See TRIM_BEMFx.BEMF_GPT_CAPIN_SEL




MODPISEL2



Field	Bits	Type	Description		
T21EXIS	7:6	rw	Timer 21 External Input Select 00 _B Timer 21 Input T21EX_0 is selected. 01 _B Timer 21 Input T21EX_1 is selected. 10 _B Timer 21 Input T21EX_2 is selected. 11 _B Timer 21 Input T21EX_3 is selected. Note: This selection takes effect only when MODPISEL1.T21EXCON = 0.		
T2EXIS	5:4	rw	Timer 2 External Input Select 00 _B Timer 2 Input T2EX_0 (int. LIN Trx.) is selected. 01 _B Timer 2 Input T2EX_1 is selected. Others: Reserved Note: This selection takes effect only when MODPISEL1.T2EXCON = 0.		
T21IS	3:2	rw	Timer 21 Input Select 00 _B Timer 21 Input T21_0 is selected. 01 _B Timer 21 Input T21_1 is selected. 10 _B Timer 21 Input T21_2 is selected. 11 _B Reserved.		
T2IS	1:0	rw	Timer 2 Input Select 00 _B Timer 2 Input T2_0 is selected. 01 _B Timer 2 Input T2_1 is selected. Others: Reserved		



MODPISEL3



Field	Bits	Type	Description			
Res	7 r		Reserved Returns 0 if read; should be written with 0.			
URIOS2	6	rw	UART2 Input/Output Select 0 _B UART2 Receiver Input RXD2_0 and Transmitter Output TXD2_0 is selected. 1 _B UART2 Receiver Input RXD2_1 and Transmitter Output TXD2_1 is selected.			
			Note: To select TXD2_1 as the Transmitter output, the Port ALTSELx registers need to be configured additionally.			
Res	5:0	r	Reserved Returns 0 if read; should be written with 0.			

User's Manual 149 Rev. 1.3, 2017-06-27



7.7.2 Port Output Control

Px_POCONy registers control the output driver strength for each of the bidirectional port pins through the bit field PDMn, where x denotes the port number and n denotes the pin number.

P0 POCON0

Port Output (Control Regi	ster	(OE	E8 _H)		Res	set Value: 44 _H
7	6	5	4	3	2	1	0
Res		PDM1		Res		PDM0	
r	1	rw		r		rw	

Field	Bits	Туре	Description
Res	7	r	Reserved
			Returns 0 if read; should be written with 0.
PDM1	6:4	rw	P0.1 Port Driver Mode
			Code Driver Strength ¹⁾ and Edge Shape ²⁾
			000 _B Not used
			001 _B Not used
			010 _B Not Used
			011 _B Weak driver
			100 _B Medium driver
			101 _B Medium driver
			110 _B Medium driver
			111 _B Weak driver
Res	3	r	Reserved
			Returns 0 if read; should be written with 0.
PDM0	2:0	rw	P0.0 Port Driver Mode
			Code Driver Strength ¹⁾ and Edge Shape ²⁾
			000 _B Strong driver and sharp edge mode
			001 _B Strong driver and medium edge mode
			010 _B Strong driver and soft edge mode
			011 _B Weak driver
			100 _B Medium driver
			101 _B Medium driver
			110 _B Medium driver
			111 _B Weak driver

¹⁾ Defines the current the respective driver can deliver to the external circuitry.

²⁾ Defines the switching characteristics to the respective new output driver. This also influences the peak currents through the driver when producing an edge, i.e. when changing the output level.



	0_POCON1 ort Output (Control Regis	ter	(0E	C _H)		Re	set Value: 44 _H
	7	6	5	4	3	2	1	0
	Res		PDM3	I	Res		PDM2	
L	r	1	rw	1	r		rw	

Field	Bits	Type	Description
Res	7	r	Reserved
			Returns 0 if read; should be written with 0.
PDM3	6:4	rw	P0.3 Port Driver Mode
			Code Driver Strength ¹⁾ and Edge Shape ²⁾
			000 _B Not used
			001 _B Not used
			010 _B Not Used
			011 _B Weak driver
			100 _B Medium driver
			101 _B Medium driver
			110 _B Medium driver
			111 _B Weak driver
Res	3	r	Reserved
			Returns 0 if read; should be written with 0.
PDM2	2:0	rw	P0.2 Port Driver Mode
			Code Driver Strength ¹⁾ and Edge Shape ²⁾
			000 _B Strong driver and sharp edge mode
			001 _B Strong driver and medium edge mode
			010 _B Strong driver and soft edge mode
			011 _B Weak driver
			100 _B Medium driver
			101 _B Medium driver
			110 _B Medium driver
			111 _B Weak driver

¹⁾ Defines the current the respective driver can deliver to the external circuitry.

User's Manual 151 Rev. 1.3, 2017-06-27

²⁾ Defines the switching characteristics to the respective new output driver. This also influences the peak currents through the driver when producing an edge, i.e. when changing the output level.



P0_POCON2 Port Output (Control Regis	ter	(0F	⁽⁰ H)		Re	set Value: 44 _H
7	6	5	4	3	2	1	0
Res		Res		Res		PDM4	
r		r		r		rw	

Field	Bits	Type	Description		
Res	7	r	Reserved Returns 0 if read; should be written with 0.		
Res	6:4	r	Reserved Returns "100" if read; should be written with "100".		
Res	3	r	Reserved Returns 0 if read; should be written with 0.		
PDM4	2:0	rw	P0.4 Port Driver Mode Code Driver Strength ¹⁾ and Edge Shape ²⁾ 000 _B Not used 001 _B Not used 010 _B Not Used 011 _B Weak driver 100 _B Medium driver 101 _B Medium driver 111 _B Weak driver		

¹⁾ Defines the current the respective driver can deliver to the external circuitry.

²⁾ Defines the switching characteristics to the respective new output driver. This also influences the peak currents through the driver when producing an edge, i.e. when changing the output level.



	P1_POCON0 Port Output (Control Regis	ster	(0F	⁻ 8 _H)		Re	set Value: 44 _H
_	7	6	5	4	3	2	1	0
	Res		PDM1	I	Res		PDM0	ı
L	r		rw	l	r		rw	

Field	Bits	Туре	Description
Res	7	r	Reserved
			Returns 0 if read; should be written with 0.
PDM1	6:4	rw	P1.1 Port Driver Mode
			Code Driver Strength ¹⁾ and Edge Shape ²⁾
			000 _B Not used
			001 _B Not used
			010 _B Not Used
			011 _B Weak driver
			100 _B Medium driver
			101 _B Medium driver
			110 _B Medium driver
			111 _B Weak driver
Res	3	r	Reserved
			Returns 0 if read; should be written with 0.
PDM0	2:0	rw	P1.0 Port Driver Mode
			Code Driver Strength ¹⁾ and Edge Shape ²⁾
			000 _B Not used
			001 _B Not used
			010 _B Not Used
			011 _B Weak driver
			100 _B Medium driver
			101 _B Medium driver
			110 _B Medium driver
			111 _B Weak driver

¹⁾ Defines the current the respective driver can deliver to the external circuitry.

²⁾ Defines the switching characteristics to the respective new output driver. This also influences the peak currents through the driver when producing an edge, i.e. when changing the output level.



	P1_POCON1 Port Output (Control Regis	ter	(0F	C _H)		Re	set Value: 44 _H
_	7	6	5	4	3	2	1	0
	Res		PDM3	I	Res		PDM2	1
L	r		rw	<u> </u>	r		rw	1

Field	Bits	Туре	Description			
Res	7	r	Reserved Returns 0 if read; should be written with 0.			
Code Driv 000 _B Stro 001 _B Stro 010 _B Stro 011 _B We 100 _B Med 111 _B Med 111 _B We		rw	P1.3 Port Driver Mode Code Driver Strength ¹⁾ and Edge Shape ²⁾ 000 _B Strong driver and sharp edge mode 001 _B Strong driver and medium edge mode 010 _B Strong driver and soft edge mode 011 _B Weak driver 100 _B Medium driver 101 _B Medium driver 111 _B Weak driver			
Res	3	r	Reserved Returns 0 if read; should be written with 0.			
PDM2	2:0	rw	P1.2 Port Driver Mode Code Driver Strength ¹⁾ and Edge Shape ²⁾ 000 _B Not used 001 _B Not Used 010 _B Not Used 011 _B Weak driver 100 _B Medium driver 101 _B Medium driver 110 _B Medium driver 111 _B Weak driver			

¹⁾ Defines the current the respective driver can deliver to the external circuitry.

User's Manual 154 Rev. 1.3, 2017-06-27

²⁾ Defines the switching characteristics to the respective new output driver. This also influences the peak currents through the driver when producing an edge, i.e. when changing the output level.




P1_POCON2 Port Output	! Control Regis	ster	(10)0 _H)		Res	set Value: 04 _H
7	6	5	4	3	2	1	0
		Res				PDM4	
L	-1	r	1	1	1	r\n/	

Field	Bits	Type	Description
Res	7:3	r	Reserved
			Returns 0 if read; should be written with 0.
PDM4	2:0	rw	P1.4 Port Driver Mode
			Code Driver Strength ¹⁾ and Edge Shape ²⁾
			000 _B Strong driver and sharp edge mode
			001 _B Strong driver and medium edge mode
			010 _B Strong driver and soft edge mode
			011 _B Weak driver
			100 _B Medium driver
			101 _B Medium driver
			110 _B Medium driver
			111 _B Weak driver

- 1) Defines the current the respective driver can deliver to the external circuitry.
- 2) Defines the switching characteristics to the respective new output driver. This also influences the peak currents through the driver when producing an edge, i.e. when changing the output level.

The TCCR register controls the temperature compensation of all the output port pins with strong drivers, i.e. on a device level. The TCCR register has no effect on output port pins that operate in the weak and medium driver modes.

TCCR



Field	Bits	Type	Description
Res	7:2	r	Reserved Returns 0 if read; should be written with 0.
TCC	1:0	rw	Temperature Compensation Control The slew rate of the output driver is kept stable over the selected temperature range: 00_B T_J : -40 °C to 0 °C 01_B T_J : 0 °C to 40 °C 10_B T_J : 40 °C to 80 °C 11_B T_J : 80 °C to 150 °C

7.7.3 GPT12 T3IN/T4IN Input Pin Function Selection

GPT12PISEL registers control the selection of the input pin functions of T3INB and T4IND in GPT12.



rw

GPT12PISEL GPT12 Peripheral Input Select Register (0D0_H) Reset Value: 00_H 7 6 5 4 3 2 1 0 RES T3_GPT12_S EL TRIG_CONF GPT12

rw

rw

Field	Bits	Type	Description
Res	7:6	r	Reserved Returns 0 if read; should be written with 0.
T3_GPT12_SEL	5	rw	CCU6_INT_SEL. 0 _B CCU6_INT is triggered by Timer 3 1 _B CCU6_INT is triggered by GPT12PISEL.GPT12.
TRIG_CONF	4	rw	CCU6 Trigger Configuration. 0 _B Trigger is just for one measurement (default) 1 _B Trigger is present until next input edge (selected by GPT12) - continuos measurement.
GPT12	3:0	rw	$\begin{array}{l} \textbf{GPT12 TIN3B / TIN4D Input Select} \\ 0000_B CC60 \\ 0001_B CC61 \\ 0010_B CC62 \\ 0011_B T12 ZM. \\ 0100_B T12 PM. \\ 0101_B T12 CM0. \\ 0110_B T12 CM1. \\ 0111_B T12 CM2. \\ 1000_B T13 PM. \\ 1001_B T13 ZM. \\ 1010_B T13 CM. \\ 1011_B any positive or negative edge on CC60/61/62. \\ 1100_B RES. \\ 1101_B RES. \\ 1111_B RES. \\ 1111_B RES. \\ \end{array}$



7.8 Flexible Peripheral Management

The Flexible Peripheral Management sub-module provides the system designer greater control on the operational status of each individual digital peripheral. Peripherals which are not required for a particular functionality can be disabled by programming the assigned register bits which would gate off the clock inputs. This would further reduce overall power consumption of the microcontroller.

Each register bit controls one peripheral. When this bit is set, the request signal to gate the peripheral clock is activated. The peripheral will then synchronize the gating off of the clock to the peripheral.



7.8.1 Peripheral Management Registers

PMCON1

F	Peripheral Ma	nagement C	ontrol Regis	ster 1 (06	0 _H)		Res	set Value: 00 _H
	7	6	5	4	3	2	1	0
	Re	es	Res	GPT12_DIS	T2_DIS	CCU6_DIS	SSC1_DIS	ADC1_DIS
	r	ı.	r	rw	rw	rw	rw	rw

Field	Bits	Type	Description
Res	7:6	r	Reserved
			Returns 0 if read; should be written with 0.
Res	5	r	Reserved
			Returns 0 if read; should be written with 0.
GPT12_DIS	4	rw	General Purpose Timer 12 Disable Request. Active high.
			0 _B GPT12is in normal operation. (default)
			1 _B Request to disable the GPT12.
T2_DIS	3	rw	T2 Disable Request. Active high.
			0 _B T2 is in normal operation. (default)
			1 _B Request to disable the T2.
CCU6_DIS	2	rw	CCU6 Disable Request. Active high.
			0 _B CCU6 is in normal operation. (default)
			1 _B Request to disable the CCU6.
SSC1_DIS	1	rw	SSC1 Disable Request. Active high.
_			0 _B SSC1 is in normal operation. (default)
			1 _B Request to disable the SSC1.
ADC1_DIS	0	rw	ADC1 Disable Request. Active high.
_			0 _B ADC1 is in normal operation. (default)
			1 _B Request to disable the ADC1.



PMCON2

Peripheral Mar	nagement (Control Registe	r 2 (0	64 _H)		Res	et Value: 00 _H
7	6	5	4	3	2	1	0
Res	;	T3_DIS	Res	T21_DIS	Res	SSC2_DIS	Res
r		rw	r	rw	r	rw	r

Field	Bits	Type	Description
Res	7:6	r	Reserved
			Returns 0 if read; should be written with 0.
T3_DIS	5	rw	T3 Disable Request. Active high.
			0 _B T3is in normal operation. (default)
			1 _B Request to disable the T3.
Res	4	r	Reserved
			Returns 0 if read; should be written with 0.
T21_DIS	3	rw	T21 Disable Request. Active high.
			0 _B T21 is in normal operation. (default)
			1 _B Request to disable the T21.
Res	2	r	Reserved
			Returns 0 if read; should be written with 0.
SSC2_DIS	1	rw	SSC2 Disable Request. Active high.
			0 _B SSC2 is in normal operation. (default)
			1 _B Request to disable the SSC2.
Res	0	r	Reserved
			Returns 0 if read; should be written with 0.



7.9 Module Suspend Control

When the On-Chip Debug Support (Debug Mode) is in Monitor Mode (halted_o from ARM debug), timers in certain modules in TLE987xQX can be suspended based on the settings of their corresponding module suspend bits in register MODSUSP. When suspended, only the timer stops counting as the counter input clock is gated off. The module is still clocked so that module registers are accessible.



MO	DSU	JSP1
----	-----	------

	Module Sus _l	pend Control Re	egister 1	(0C	8 _H)		Res	set Value: 81 _H
	7	6	5	4	3	2	1	0
	Res	T21_SUSP	Res	GPT12_SUSP	T2_SUSP	T13SUSP	T12SUSP	WDTSUSP
,	r	rw	r	rw	rw	rw	rw	rw

Field	Bits	Type	Description
Res	7	r	Reserved
			Returns 0 if read; should be written with 0.
T21_SUSP	6	rw	Timer21 Debug Suspend Bit
			0 _B Timer21 will not be suspended.
			1 _B Timer21 will be suspended.
Res	5	r	Reserved
			Returns 0 if read; should be written with 0.
GPT12_SUSP	4	rw	GPT12 Debug Suspend Bit
			0 _B GPT12 will not be suspended.
			1 _B GPT12 will be suspended.
T2_SUSP	3	rw	Timer2 Debug Suspend Bit
			0 _B Timer2 will not be suspended.
			1 _B Timer2 will be suspended.
T13SUSP	2	rw	Timer 13 Debug Suspend Bit
			0 _B Timer 13 in Capture/Compare Unit will not be suspended.
			1 _B Timer 13 in Capture/Compare Unit will be suspended.
			When suspended, additionally the T13 PWM output is set to inactive level.
T12SUSP	1	rw	Timer 12 Debug Suspend Bit
			0 _B Timer 12 in Capture/Compare Unit will not be suspended.
			Timer 12 in Capture/Compare Unit will be suspended.
			When suspended, additionally the T12 PWM outputs are set to
			inactive level and capture inputs are disabled.
WDTSUSP	0	rw	SCU Watchdog Timer Debug Suspend Bit
			0 _B WDT will not be suspended.
			1 _B WDT will be suspended.



MODS	JSP2
------	------

Module Susp	end Control	Register 2	(00	C _H)		Res	set Value: 00 _H
7	6	5	4	3	2	1	0
	1	Res	1	1	ADC1_SUSP	MU_SUSP	T3_SUSP
		r	•	•	rw	rw	rw

Field	Bits	Type	Description
Res	7:3	r	Reserved
			Returns 0 if read; should be written with 0.
ADC1_SUSP	2	rw	ADC1 Unit Debug Suspend Bit
			0 _B ADC1 will not be suspended.
			1 _B ADC1 will be suspended.
MU_SUSP	1	rw	Measurement Unit Debug Suspend Bit
			0 _B MU will not be suspended.
			1 _B MU will be suspended.
T3_SUSP	0	rw	Timer 3 Debug Suspend Bit
			0 _B Timer 3 will not be suspended.
			1 _B Timer 3 will be suspended.

User's Manual 162 Rev. 1.3, 2017-06-27



7.10 Watchdog Timer

There are two watchdog timers in the system: SCU Watchdog Timer (WDT) within TLE987xQX, and external watchdog timer (WDT1). The description in this section refers to the SCU WDT.

The Watchdog Timer is a sub-module in the System Control Unit (SCU). The Watchdog Timer (WDT) provides a highly reliable and secure way to detect and recover from software or hardware failures. The WDT helps to abort an accidental malfunction of the TLE987xQX in a user-specified time period. When enabled, the WDT will cause the TLE987xQX system to be reset if the WDT is not serviced within a user-programmable time period. The CPU must service the WDT within this time interval to prevent the WDT from causing a TLE987xQX system reset. Hence, routine service of the WDT confirms that the system is functioning properly.

The WDT is by default disabled.

In debug mode, the WDT is default suspended and stops counting (its debug suspend bit is default set i.e., MODSUSP1.WDTSUSP = 1. Therefore during debugging, there is no need to refresh the WDT.Refer to Section 7.9

Features

- · 16-bit Watchdog Timer
- · Programmable reload value for upper 8 bits of timer
- Programmable window boundary
- Selectable input frequency of $f_{PCLK}/2$ or $f_{PCLK}/128$



7.10.1 Functional Description

The Watchdog Timer is a 16-bit timer, which is incremented by a count rate of $f_{PCLK}/2$ or $f_{PCLK}/128$. This 16-bit timer is realized as two concatenated 8-bit timers. The upper 8 bits of the Watchdog Timer can be preset to a user-programmable value via a watchdog service access in order to vary the watchdog expire time. The lower 8 bits are reset on each service access. Figure 34 shows the block diagram of the watchdog timer unit.




Figure 34 WDT Block Diagram

If the Watchdog Timer is enabled by setting bit WDTEN to 1, the timer is set to a user-defined start value and begins counting up. It must be serviced before the counter overflows. Servicing is performed through refresh. This reloads the timer with the start value, and normal operation continues.

If the WDT is not serviced before the timer overflows, a system malfunction is assumed and normal mode is terminated. A Watchdog Timer NMI request (WDTTO) is asserted and Prewarning is entered. The Prewarning lasts for 30_H counts. During the Prewarning period, refreshing of the Watchdog Timer is ignored and the Watchdog Timer cannot be disabled. A reset (WDTRST) of the TLE987xQX is imminent and can no longer be stopped. If refresh happens at the same time an overflow occurs, Watchdog Timer will not go into Prewarning period.

The Watchdog Timer must be serviced periodically so that its count value will not overflow. Servicing the Watchdog Timer clears the low byte and reloads the high byte with the preset value in bit field WDTREL. Servicing the Watchdog Timer also clears the bit WDTRS.

The Watchdog Timer has a 'programmable window boundary', it disallows refresh during the Watchdog Timer's count-up. A Refresh during this window-boundary will cause the Watchdog Timer to activate WDTRST. The window boundary is from 0000_H to (WDTWINB,00H). This feature can be enabled by WINBEN.

After being serviced, the Watchdog Timer continues counting up from the value (<WDTREL> * 2^8). The time period for an overflow of the Watchdog Timer is programmable in two ways:

- the input frequency to the Watchdog Timer can be selected via bit WDTIN in register WDTCON to be either $f_{PCLK}/12$ or $f_{PCLK}/128$.
- the reload value WDTREL for the high byte of WDT can be programmed in register WDTREL.

The period PWDT between servicing the Watchdog Timer and the next overflow can be determined by the following formula:

$$P_{WDT} = \frac{2^{(1+WDTIN\times6)} \times (2^{16} - WDTREL \times 2^{8})}{f_{PCLK}}$$
(5)



If the Window-Boundary Refresh feature of the Watchdog Timer is enabled, the period P_{WDT} between servicing the Watchdog Timer and the next overflow is shortened if WDTWINB is greater than WDTREL. See also **Figure 35**. This period can be calculated by the same formula by replacing WDTREL with WDTWINB. In order for this feature to be useful, WDTWINB cannot be smaller than WDTREL.




Figure 35 Watchdog Timer Timing Diagram

Table 9 lists the possible ranges for the watchdog time which can be achieved using a certain module clock. Some numbers are rounded to 3 significant digits.

Table 38 Watchdog Time Ranges

Reload Value in			Prescal	er for $f_{\sf PCLK}$		
WDTREL		2 (WDTIN =	0)	128 (WDTIN = 1)		
	40 MHz	20 MHz	13.3 MHz	40 MHz	20 MHz	13.3 MHz
FF _H	12.8 µs	25.6 µs	38.4 µs	0.82 ms	1.64 ms	2.46 ms
7F _H	1.65 ms	3.30 ms	4.95 ms	106 ms	211 ms	317 ms
00 _H	3.28 ms	6.55 ms	9.83 ms	210 ms	419 ms	629 ms

Notes

- 1. For safety reasons, the user is advised to rewrite WDTCON each time before the Watchdog Timer is serviced.
- The Watchdog Timer can be suspended when Debug Mode enters Monitor Mode and has the Debug-Suspend signal activated, provided the respective suspend bit, WDTSUSP in SFR SCU_MODSUSP, is set. See Section 7.9.

7.10.2 Register Description

The current count value of the Watchdog Timer is contained in the Watchdog Timer Register WDT, which is a non-bit-addressable read-only register. The operation of the Watchdog Timer is controlled by its bit-addressable Watchdog Timer Control Register WDTCON. WDTREL register specifies the reload value for the high byte of the timer. WDTWINB specifies Watchdog Window-Boundary count value.



WDTREL		
Watchdog	Timer Reload	Register

6

5

((078 _H)		Re	set Value: 00 _H
4	3	2	1	0
WI	DTREL			

Field	Bits	Туре	Description
WDTREL	7:0	rw	Watchdog Timer Reload Value
			(for the high byte of WDT)

WDTCON

7

	Watchdog Tin	ner Control	Register	(05	60 _H)		Res	set Value: 00 _H	
_	7	6	5	4	3	2	1	0	
	Re	S	WINBEN	WDTPR	Res	WDTEN	WDTRS	WDTIN	
L	r		rw	rh	r	rw	rwh	rw	

Field	Bits	Type	Description				
Res	7:6	r	Reserved				
			Returns 0 if read; should be written with 0.				
WINBEN	5	rw	Watchdog Window-Boundary Enable 0 _B Watchdog Window-Boundary feature is disabled. (default)				
			1 _B Watchdog Window-Boundary feature is enabled.				
WDTPR	4	rh	Watchdog Prewarning Mode Flag				
			0 _B Normal mode (default after reset)				
			1 _B The Watchdog is operating in Prewarning Mode				
			This bit is set to 1 when a Watchdog error is detected. The Watchdog				
			Timer has issued an NMI trap and is in Prewarning Mode. A reset of				
			the chip occurs after the prewarning period has expired.				
Res	3	r	Reserved				
			Returns 0 if read; should be written with 0.				
WDTEN	2	rw	WDT Enable				
			0 _B WDT is disabled				
			1 _B WDT is enabled				
			WDTEN is a protected bit. If the Protection Scheme is activated then this bit cannot be written directly. For more information on Protection Scheme, see Section 7.12 .				
			Note: Clearing WDTEN bit to 0 during Prewarning Mode (WDTPR = 1) has no effect.				
WDTRS	1	rwh	WDT Refresh Start				
			Active high. Set to start refresh operation on the watchdog timer. Cleared automatically by hardware after it is set by software.				
WDTIN	0	rw	Watchdog Timer Input Frequency Selection				
			$0_{\rm B}$ Input frequency is $f_{\rm PCLK}/2$				
			$1_{\rm B}$ Input frequency is $f_{\rm PCLK}/128$				



Watchdog Tim	er, Low Byte		(08	80 _H)		Res	set Value: 00 _F
7	6	5	4	3	2	1	0
"	!		w	DT	! !		İ
			r	h	1		<u>I</u>
Field	Bits	Тур	e Descripti	on			
WDT	7:0	7:0 rh		g Timer Curre	ent Value		
7	6	5	4	3 DT	2	1	0
7	6	5	1	I	2	1	0
			r	h			
Field	Bits	Ty	_				
WDT	7:0	rh	Watchd	og Timer Cur	rent Value		
WDTWINB Watchdog Win	ndow-Boundary	y Count	(07	C _H)		Res	set Value: 00 _H
7	6	5	4	3	2	1	0
, i	·		WDT	WINB	'		•
	1		r	W	1 1		1
Field	Bits	Туре	Description	1			
WDTWINB	7:0	rw	Watchdog Window-Boundary Count Value This value is programmable. Within this Window-Boundary range from 0000 _H to (WDTWINB, 00 _H), the WDT cannot do a Refresh, else				

7.11 Error Detection and Correction Control for Memories

This section defines the registers used for error detection and correction control of memories – namely RAM and NVM, which support this function.

it will cause a WDTRST to be asserted. WDTWINB is matched to WDTH.

7.11.1 Error Detection and Correction Control Register

The EDCCON register determines the generation of an NMI due to double bit ECC error when reading these memories.



EDCCON

Error Detection and Correction	Control Register (0D4 _H)
---------------------------------------	--------------------------------------

Reset '	Value:	00 _H
---------	--------	-----------------

7	6	5	4	3	2	1	0
	R	es	1	Res	NVMIE	Res	RIE
		r		r	rw	r	rw

Field	Bits	Type	Description	
Res	7:4	r	Reserved Returns 0 if read; should be written with 0.	
Res	3	r	Reserved Returns 0 if read; should be written with 0.	
NVMIE	2	rw	 NVM Double Bit ECC Error Interrupt Enable 0_B No NMI is generated when a double bit ECC error occurs reading NVM. 1_B An NMI is generated when a double bit ECC error occurs reading NVM. 	
Res	1	r	Reserved Returns 0 if read; should be written with 0.	
RIE	0	rw	RAM Double Bit ECC Error Interrupt Enable 0 _B No NMI is generated when a double bit ECC error occurs reading RAM. 1 _B An NMI is generated when a double bit ECC error occurs reading RAM.	



7.11.2 Error Detection and Correction Status Register

The EDCSTAT register contains the status flags of ECC errors when reading these memories.

This register EDCSTAT is reset by RESET_TYPE_4.

EDCSTAT

Error Detection and Correction Status Register,(0D8_H)Reset Value: 00_H

7	6	5	4	3	2	1	0
Res	Res	Res	RSBE	Res	NVMDBE	Res	RDBE
r	r	r	r	r	r	r	r

Field	Bits	Type	Description
Res	7	r	Reserved
			Returns 0 if read; should be written with 0.
Res	6	r	Reserved
			Returns 0 if read; should be written with 0.
Res	5	r	Reserved
			Returns 0 if read; should be written with 0.
RSBE	4	r	RAM Single Bit Error
			This bit is set by hardware and can be cleared only by software.
			0 _B No single bit error on RAM has occurred.
			1 _B A single bit error on RAM has occurred.
Res	3	r	Reserved
			Returns 0 if read; should be written with 0.
NVMDBE	2	r	NVM Double Bit Error
			This bit is set by hardware and can be cleared only by software.
			0 _B No double bit error on NVM has occurred.
			1 _B A double bit error on NVM has occurred.
Res	1	r	Reserved
			Returns 0 if read; should be written with 0.
RDBE	0	r	RAM Double Bit Error
			This bit is set by hardware and can be cleared only by software.
			0 _B No double bit error on RAM has occurred.
			1 _B A double bit error on RAM has occurred.



EDCSCLR

Error Detection and Correction Status Clear Register(10C_H)Reset Value: 00_H

7	6	5	4	3	2	1	0
Res	Res	Res	RSBEC	Res	NVMDBEC	Res	RDBEC
r	r	r	W	r	W	r	W

Field	Bits	Type	Description
Res	7	r	Reserved Returns 0 if read; should be written with 0.
Res	6	r	Reserved Returns 0 if read; should be written with 0.
Res	5	r	Reserved Returns 0 if read; should be written with 0.
RSBEC	4	W	RAM Single Bit Error Clear This bit is set by software and can be cleared only by hardware. 0 _B A single bit error on RAM is not cleared. 1 _B A single bit error on RAM is cleared.
Res	3	r	Reserved Returns 0 if read; should be written with 0.
NVMDBEC	2	W	NVM Double Bit Error Clear This bit is set by software and can be cleared only by hardware. 0 _B A double bit error on NVM is not cleared. 1 _B A double bit error on NVM is cleared.
Res	1	r	Reserved Returns 0 if read; should be written with 0.
RDBEC	0	w	RAM Double Bit Error Clear This bit is set by software and can be cleared only by hardware. 0 _B A double bit error on RAM is not cleared. 1 _B A double bit error on RAM is cleared.



7.12 Miscellaneous Control

This module consists of the Bit-Protection Scheme and general system control SFRs.

7.12.1 Bit Protection Register

The Bit-Protection Scheme disallows direct software writing of selected bits (i.e. Protected bits) by the SFR PASSWD. When the bit field MODE is 11_B, writing 10011_B to the bit field PASS opens access to writing of all protected bits and writing 10101_B to the bit field PASS closes access to writing of all protected bits. Note that access is opened for maximum 32 CCLKs if the "close access" password is not written. If "open access" password is written again before the end of 32 CCLK cycles, there will be a recount of 32 CCLK cycles.

Note: Due to the fact that the write access to a register unlocked by the access to PASSWD is granded only for 32 clock cycles, it is recommended to disable interrupts before and reenable them afterwards again. In case an interrupt is issued right after the register write access has been opened the 32 clock cycles will be past if the interrupt returns and the write access to the desired register is blocked again. For those registers which do only hold PASSWD protected bits a write access to a locked register will cause a Hard Fault exception.

PASSWD Password Register (0AC_H) Reset Value: 07_H 7 6 5 4 3 2 1 0 PASS PROTECT_S MODE

Field	Bits	Type	Description
PASS	7:3	wh	Password Bits The Bit-Protection Scheme only recognizes three patterns. 11000 _B Enables writing of the bit field MODE. 10011 _B Opens access to writing of all protected bits. 10101 _B Closes access to writing of all protected bits.
PROTECT_S	2	rh	Bit-Protection Signal Status Bit This bit shows the status of the protection. 0 _B Software is able to write to all protected bits. 1 _B Software is unable to write to any protected bits.
MODE	1:0	rw	Bit-Protection Scheme Control Bit 00 _B Scheme Disabled 11 _B Scheme Enabled (default) Others: Scheme Enabled These two bits cannot be written directly. To change the value between 11 _B and 00 _B , the bit field PASS must be written with 11000 _B , only then the MODE[1:0] will be registered.

The PASSWD register and the registers which contain protected bits are located in page 2 of the SCU SFR address map. The list of protected bits is shown in **Table 39**.

Table 39 List of Protected Bits

Register	Bit Field
SYSCON0	NVMCLKFAC
	SYSCLKSEL



Table 39 List of Protected Bits (cont'd)

Register	Bit Field
OSC_CON	OSCSS
	XPD
OSC_CON	OSCTRIM8
PLL_CON	NDIV
CMCON1	K1DIV
	K2DIV
CMCON2	PBA0CLKREL
PMCON0	SL
	PD
	SD
WDTCON	WDTEN
APCLK_CTRL1	CPCLK_DIV
	CPCLK_SEL
	BGCLK_DIV
	BGCLK_SEL
	T3CLK_SEL
TRIM_DRVx	all bits

7.12.2 System Control and Status Registers

The system startup status register provides information to the user about the system initialization with the user programmable 100 TP Page at startup. This register is written by firmware. The user application needs to check the SYS_STRTUP_SYS.MRAMINITSTS in order to check the consistency of the Data Flash mapping. Only if no failure is signaled then data flash write/erase operations can be safely performed. In case of failure a reset can be issued in order to start the Service Algorithm to try to fix the integrity issue inside the data flash, if the MRAMINISTS is still flagged afterwards the data flash sector has to be reinitialized by performing a SECTOR_ERASE.

Furthermore the user shall check the MEMSTAT register as a result feedback from the Service Algorithm.

SYS_STRTUP_STS

System Start	up Status Reg	gister	(07	′4 _H)		Res	et Value: 40 _H
7	6	5	4	3	2	1	0
Res	Res	Res	Res	Res	PG+_CHKS_E RR	MRAMINITST S	INIT_FAIL
r	r	r	r	r	rwp	rwp	rwp

Field	Bits	Type	Description
Res	7:3	r	Reserved
			This bit field is always read as zero.
PG100TP_CHKS_ERR	2	rwp	100 TP Page Checksum Error
			Initialization of trimming parameters from NVM failed, default values out of Boot-ROM are used because of checksum error.



Field	Bits	Type	Description
MRAMINITSTS	1	rwp	Map RAM Initialization Status This bit reflects the status of Map RAM initialization. 0: no fail = Map RAM initialization was successful. 1: fail = Map RAM initialization was not successful.
INIT_FAIL	0	rwp	Initialization at startup failed This bit is a logical OR between PLL_LOCK failure, Map RAM initialization failure and trimming values checksum error. 0: no error= no initialization error at startup. 1: error= initialization error at startup.



rwp

SYS_STRTUP_STS contains the main system control and status bits.

This register is reset by **RESET_TYPE_4**. It reflects the NVM Protection Status. It is written by firmware. In order to modify this register the PASSWD open pass phrase has to be written before.

NVM_PROT_ NVM Protecti	STS on Status Re	gister	(0E	EO _H)		Res	set Value: 00 _H
7	6	5	4	3	2	1	0
Res	Res	Res	Res		NVMPR	отѕтѕ	1

Field	Bits	Type	Description				
Res	7:4	r	Reserved This bit field is always read as zero.				
NVMPROTSTSL_3	3	rwp	NVM Protection Status Register Low Flags 0 _B The data in sectors of the linearly mapped area can not be read 1 _B The data in sectors of the linearly mapped area can be read				
NVMPROTSTSL_2	2	rwp	NVM Protection Status Register Low Flags 0 _B The data in sectors of the non-linearly mapped area can not be read 1 _B The data in sectors of the non-linearly mapped area can be read				
NVMPROTSTSL_1	1	rwp	NVM Protection Status Register Low Flags 0 _B The data in sectors of the linearly mapped area can not be changed 1 _B The data in sectors of the linearly mapped area can be changed				
NVMPROTSTSL_0	0	rwp	NVM Protection Status Register Low Flags 0 _B The data in sectors of the non-linearly mapped area can not be changed 1 _B The data in sectors of the non-linearly mapped area can be changed				

MEM_ACC_STS **Memory Access Status Register** (0E4_H) Reset Value: 00_H 7 5 3 2 0 6 4 NVM_PROT_ RAM_PROT_ ROM_ADDR_ ROM_PROT_ NVM_SFR_A NVM_SFR_P NVM_ADDR_ Res **ERR ERR ERR** DDR_ERR **ROT_ERR ERR ERR** rh

Field	Bits	Type	Description
Res	7	r	Reserved This bit field is always read as zero.



Field	Bits	Type	Description
RAM_PROT_ERR	6	rh	RAM Access Protection 0 _B No Protection error 1 _B Protection error
ROM_ADDR_ERR	5	rh	ROM Address Protection 0 _B No Protection error 1 _B Protection error
ROM_PROT_ERR	4	rh	ROM Access Protection 0 _B No Protection error 1 _B Protection error
NVM_SFR_ADDR_ER R	3	rh	NVM SFR Address Protection 0 _B No Protection error 1 _B Protection error
NVM_SFR_PROT_ER R	2	rh	NVM SFR Access Protection 0 _B No Protection error 1 _B Protection error
NVM_ADDR_ERR	1	rh	NVM Address Protection 0 _B No Protection error 1 _B Protection error
NVM_PROT_ERR	0	rh	NVM Access Protection 0 _B No Protection error 1 _B Protection error

This register MEM_ACC_STS is reset by RESET_TYPE_3. It reflects the Memory Access Status of all System Memories. Software can only clear this register.



The Identity Register identifies the product and versioning.

ID Identity Regi	ster		A 0)	18 _H)		Res	set Value: 81 _H
7	6	5	4	3	2	1	0
		PRODID				VERID	
	1	r				r	

Field	Bits	Type	Description
PRODID	7:3	r	Product ID
			10000 _B
VERID	2:0	r	Version ID
			Defines the stepping code of the device.
			001 _B
			010 _B



The Memory Status Register can be used in two ways. Upon the completion of the Boot ROM startup following a reset, the register stores the NVM initialization status. Subsequently, the register can be used by the user code to store the status of the NVM program and emergency program operation status.

For Boot ROM to indicate NVM initialization status upon completion of startup:

The MEMSTAT register provides the return value of the Service Algorithm, which might get executed during startup, to the user application. Due to the double-function of the MEMSTAT register it is recommended to clear the MEMSTAT register after evaluation and before any NVM firmware function is called. If the MEMSTAT register holds the value 0x00 then the Service Algorithm was not executed at all. Otherwise the bitfield SASTATUS informs the user application about the result of the corrective actions performed by the Service Algorithm.

In case the Service Algorithm was executed successfully (SASTATUS=0b01) then the user must expect that the Service Algorithm did fix some data flash integrity issue by erasing an erreorneous data flash page. Therfore the user shall check the availbility of the expected data flash pages. If an expected page was erased by the Service Algorithm due to some failure in the data flash page control information a reading of this page would trigger a NMIMAP. The user can use this information to reconstruate the content of the missing data flash page.

MEMSTAT Memory Status Register RESET_TYPE_3 (0DC_H) Reset Value: 00_H 7 6 5 4 3 2 1 0 SASTATUS SECTORINFO

Field	Bits	Type	Description
SASTATUS	7:6	rw	Service Algorithm Status 00 _B Depending on SECTORINFO, there are two possible outcomes: For SECTORINFO = 00 _H , NVM initialization is successful and no SA is executed. For SECTORINFO = values other than 00 _H , SA execution is successful and up to one map error is fixed. 01 _B SA execution is successful. One mapping error is fixed. 10 _B SA execution is not successful. Map error exists in one sector. 11 _B SA execution is not successful. At least one sector failed (this includes also the case where a sector is repaired but another sector is still failing).
SECTORINFO	5:0	rw	Sector Information 01 _H to 10 _H , which represent the different sector addresses. For values not within this range, the data will be considered invalid. Once the SA has been executed, regardless of the execution status, the last accessed sector information will be stored here. 00 _H Service Algorithm was not executed, mapping consistent 09 _H 36KB flash derivate 0C _H 48KB flash derivate 10 _H 64KB flash derivate 20 _H 128KB flash derivate

Note: If the MEMSTAT[7] is '1' then the Service Algorithm was not able to resolve an existing data integrity issue inside the data flash. It is recommended to perform a reset of the device in order to give the Service Algorithm

User's Manual 177 Rev. 1.3, 2017-06-27



another try. If also that one fails, MEMSTAT[7] = '1', then a reinitialization of the data flash by performing a SECTOR_ERASE is recommended.



For user code to indicate the NVM program and emergency program operation status:

MEMSTAT Memory Status Register (0DC_H) Reset Value: 00_H 7 6 5 4 3 2 1 0 Res EMPROP NVMPROP

Field	Bits	Type	Description		
Res	7:2	rw	Reserved Bits		
			Should be written with 0.		
EMPROP	1	rw	Emergency Program Operation Status Bit		
			This bit is used to store the status of the emergency program		
			operation.		
			0 _B No emergency program operation is requested.		
			1 _B An emergency program operation is requested.		
NVMPROP	0	rw	NVM Program Operation Status Bit		
			This bit is used to store the status of the NVM program operation.		
			0 _B No NVM program operation is started.		
			1 _B An NVM program operation is started.		



System Control Unit - Power Modules (SCU-PM)

8 System Control Unit - Power Modules (SCU-PM)

8.1 Features

- Clock Watchdog Unit (CWU): supervision of all clocks with NMI signaling relevant to power modules
- · Interrupt Control Unit (ICU): all interrupt flags and status flags with system relevance
- Power Control Unit (PCU): takes over control when device enters and exits Sleep and Stop Mode
- External Watchdog (WDT1): independent system watchdog for monitoring system activity

8.2 Introduction

8.2.1 Block Diagram

The System Control Unit of the power modules consists of the sub-modules in the figure shown below:




Figure 36 Block diagram of System Control Unit - Power Modules

AHB (Advanced High-Performance Bus)

CWU (Clock Watchdog Unit)

- f_{sys} system frequency: PLL output
- MI_CLK measurement interface clock (analog clock): derived from fsys using division factors 1/2/3/4
- TFILT CLK clock used for digital filters: derived from fsys using configurable division factors



WDT1 (System Watchdog)

LP_CLK clock source for all PMU submodules and WDT1

ICU (Interrupt Control Unit)

- PREWARN_SUP_NMI supply prewarning NMI request
- PREWARN_SUP_INT supply prewarning interrupt
- · grouping of peripheral interrupts for external interupt nodes:
 - grouping single peripheral interrupts for interrupt node INT<2> (Measurement Unit (MU))
 - grouping single peripheral interrupts for interrupt node INT<3> (ADC1-VAREF)
 - grouping single peripheral interrupts for interrupt node INT<10> (UART1-LIN Transceiver)
 - grouping single peripheral interrupts for interrupt node INT<14> (Bridge Driver)

8.3 Clock Watchdog Unit (CWU)

There are two clock watchdogs available. One main purpose of them, is to monitor the derived switched capacitor clocks, which are used for analog module operation. If the clocks are not in the required range, a proper functionality of those modules is not given.

The following chapter describes the functionality and the configuration possibilities of these clock watchdogs.

8.3.1 Fail Safe Functionality of Clock Generation Unit (Clock Watchdog)

The Clock Generation Unit provides also fail safe functionalities, which are related to the input clock, the generated clocks and the clock settings. Those are:

- **MI_CLK** and **TFILT_CLK** are out of Range: MI Clock settings for f_{sys} , MI_CLK and TFILT_CLK Clock settings are out of required range and as a result the analog functionalities cannot be guaranteed. This failure triggers the clock watchdog NMI. The current status can be seen in the corresponding registers APCLK1 (in SCU) for the **MI_CLK** and APCLK2 (in SCU) for the **TFILT_CLK**.
- Loss of clock: When there is a loss of clock in the system, there is no possibility for the software to react upon
 this situation, like to enter a fail safe mode or switch to another backup clock source. For this purpose there is
 a clock watchdog implemented in the system which monitors the f_{sys} and in case of this emergency situation,
 disables all critical system functions, which are:
 - Bridge Driver and Charge Pump
 - LIN

As shown in **Figure 37** all analog clocks are derived from **MI_CLK**. This clock structure requires to place a monitor on this clock, because $f_{\rm sys}$ and therefore **MI_CLK** are adjustable in a wide range (see also Chapter **System Control Unit - CGU**). As an important clock, also the TFILT_CLK is monitored by a clock watchdog. This clock watchdogs have an adjustable lower and upper limits including hysteresis. The placement of the clock watchdogs in the clock structure is sketched below:






Figure 37 Block diagram of CGU including Clock Watchdogs

8.3.1.1 Functional Description of Clock Watchdog Module

The clock watchdog module consists of a counter. This counter monitors the number of system clocks within a defined time window. The duration of the time window is defined by a clock (**LP_CLK**), which is independent from the monitored system clock (**MI_CLK**). If the required number of clock cycles is not reached within this time window an clock watchdog NMI will be issued.

In case the clock watchdog NMI will be issued, indicating that the clock is not within the required frequency range, then the user has different options to overcome this situation:

- stay on mi_clk but reconfigure PLL to re-gain the required clock frequency. This would be the most time consuming measure to avoid emergency shutdown of the above listed modules.
- switch to divider factors 2, 3 and 4 to try to come back to specified frequency range.
- switch to LP_CLK, which also can be divided by factor 2, 3 and 4. This is the fastest option which allows the
 user to operate with a well defined backup clock rate. After this has been done the user can start investigating
 the rootcause of the issued clock watchdog NMI, while operating on LP_CLK.

The register chapter below includes all necessary flags for setting up the analog module clock and monitoring its status during operation.

Reset Value



System Control Unit - Power Modules (SCU-PM)

8.3.2 Clock Generation Unit Register

The analog module clock generation unit is fully controllable by the register described in this chapter.

Table 40 shows the module base addresses.

Table 40 Register Address Space

Module	Base Address	End Address	Note
SCUPM	50006000 _H	50006FFF _H	SCU_PM

Table 41 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value				
Clock Generation Unit Register							
AMCLK_FREQ_STS	Analog Module Clock Frequency Status Register	00 _H	00xx xxxx 00xx xxxx _B				
AMCLK_CTRL	Analog Module Clock Control Register	04 _H	0000 0001 _H				
AMCLK_TH_HYS	Analog Module Clock Limit Register	0C _H	D4E1 94B3 _H				
STCALIB	System Tick Calibration Register	6C _H	0000 0000 _H				

The registers are addressed wordwise.

Analog Clock Frequency Status Register

The register is reset by RESET_TYPE_4.

AMCLK FREQ STS

AMOLK_I KLQ_010						Oil	361			iteset value				
_	Analog Module Clock Frequency Status Register					0	0 _H			00xx xxxx 00xx xxxx _e				
31		I I			1	T	I	ı	T T	ı		T	16	
		1 1	1	ı	ı	R	es	ı	1	I	ı	ı		
					-		r			'	,	•		
15	14	13				8	7	6	5			1	0	
Re	es		AMC	LK2_FR	EQ		R	es		AMC	LK1_FRE	Q		
r			'	r				r		,	r	•		

Offset

Field	Bits	Туре	Description
Res	31:16	r	Reserved Always read as 0
Res	15:14	r	Reserved Always read as 0



Field	Bits	Type	Description
AMCLK2_FREQ	13:8	r	Current frequency of Analog Module Clock 2 (TFILT_CLK) 0.09375 Mhz * AMCLK2_FREQ
Res	7:6	r	Reserved Always read as 0
AMCLK1_FREQ	5:0	r	Current frequency of Analog Module Clock System Clock (MI_CLK) 0.75 Mhz * AMCLK1_FREQ

Analog Clock Frequency Control Register

The register is reset by RESET_TYPE_4.

AMCLK_CTRL Analog Module Clock Control Register							set 4 _H						t Value) 0001 _H	
31														16
	1						Re	es			1	,		
								r						
15	1	1	T	1		1			T		 		1	0
		ı		1			Res	I		1				CLKW DT_*
							r							r\n/

Field	Bits	Туре	Description
Res	31:1	r	Reserved Always read as 0
CLKWDT_PD_N	0	rw	Clock Watchdog Powerdown 0 _B DISABLE Clock Watchdog disabled 1 _B ENABLE Clock Watchdog enabled


Analog Module Clock Limit Register

The register is reset by RESET_TYPE_4.

AMCLK_TH_HYS	Offset	Reset Value
Analog Module Clock Limit Register	0С _н	D4E1 94B3 _H

User's Manual 184 Rev. 1.3, 2017-06-27





Field	Bits	Type	Description	
AMCLK2_LOW_HYS	31:30	rw	Analog Module Clock 2 (TFILT_CLK) Lower Hysteresis	
AMCLK2_LOW_TH	29:24	rw	Analog Module Clock 2 (TFILT_CLK) Lower Limit Threshold 0.09375 Mhz * AMCLK2_LOW_TH	
AMCLK2_UP_HYS	23:22	rw	Analog Module Clock 2 (TFILT_CLK) Upper Hysteresis	
AMCLK2_UP_TH	21:16	rw	Analog Module Clock 2 (TFILT_CLK) Upper Limit Threshold 0.09375 Mhz * AMCLK2_UP_TH	
AMCLK1_LOW_HYS	15:14	rw	Analog Module Clock 1 (MI_CLK) Lower Hysteresis	
AMCLK1_LOW_TH	13:8	rw	Analog Module Clock 1 (MI_CLK) Lower Limit Threshold 0.75 Mhz * AMCLK1_LOW_TH	
AMCLK1_UP_HYS	7:6	rw	Analog Module Clock 1 (MI_CLK) Upper Hysteresis	
AMCLK1_UP_TH	5:0	rw	Analog Module Clock 1 (MI_CLK) Upper Limit Threshold 0.75 Mhz * AMCLK1_UP_TH	

System Tick Calibration Register

The register is reset by RESET_TYPE_4.

	STCALIB System Tick Calibration Register							iset C _H						Value 0000 _H
31	T		ī	1	26	25		I	I	Γ	1	_	T	16
		R	es						STC	ALIB				
15			r						r	W				0
13	I	Т	Ī	T	T	T	STC	ALIB	Γ		T	T	T	
			l				r	W	l	<u> </u>	l			



Field	Bits	Туре	Description
Res	31:26	r	Reserved
			Always read as 0
STCALIB	25:0	rw	System Tick Calibration
			[25]: Noref
			[24] Skew
			[23:0] Reload value to use for 10ms (100 Hz) timing STCALIB[23:0] = HCLK (in Hz) / 100 Hz - 1, e.g. 0x7A11F

8.4 Interrupt Control Unit (ICU)

The Subblock Interrupt Control Unit (ICU) of the System Control Unit - Power Modules (SCU_PM) is responsible for controlling and generating all analog peripheral relevant interrupts. Those analog interrupts are presented to the NVIC nodes 13-24 and NMI. Those are:

- PREWARN_SUP_NMI: combines all supply relevant interrupts to NMI.
- Analog Module Interrupts: combines all analog modules related interrupts.

The following two chapters describe the structure of the interrupt nodes.

8.4.1 Structure of PREWARN_SUP_NMI

This interrupt groups all system supply relevant interrupts. They can be divided into two groups:

- voltages monitored by the Measurement Unit. The supply voltages VS, VDDP and VDDC are monitored by the Measurement Unit. The Measurement Unit can be seen as an independent monitoring instance of the PMU, with independent reference voltage and supply voltage.
- voltages monitored by measurement functions of the PMU: The PMU itself is checking its output voltages.
 Here failures due to undervoltage (overload), overvoltage and overcurrent can be detected.

The following figure shows the structure of the **PREWARN SUP**:






Figure 38 Structure of PREWARN_SUP

All PREWARN_SUP related flags are grouped in register **SYS_SUPPLY_IRQ_STS**. All measurement interface related flags are edge triggered. Therefore each IRQ_STS register has also an STS register where the current supply status can be monitored.



8.4.2 Interrupt Control Unit Status Register

All analog modules interrupt functionality is described in this chapter.

Table 42 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value	
Interrupt Control Unit S	tatus Register, Interrupt Control Unit Statu	ıs Overview Register		
SYS_ISCLR	System Interrupt Status Clear	14 _H	0000 0000 _H	
SYS_IS	System Interrupt Status	18 _H	0000 0000 _H	
SYS_SUPPLY_IRQ_ST S	System Supply Interrupt Status	1C _H	0000 0000 _H	
SYS_SUPPLY_IRQ_CL R	System Supply Interrupt Status Clear	24 _H	0000 0000 _H	
BDRV_ISCLR	Bridge Driver Interrupt Status Clear	54 _H	0000 0000 _H	
BDRV_IS	Bridge Driver Interrupt Status	58 _H	0000 0000 _H	
Interrupt Control Unit S	tatus Register, Interrupt Control Unit - Inte	errupt Enable Register	-	
SYS_SUPPLY_IRQ_CT	System Supply Interrupt Control	20 _H	0000 00FF _H	
SYS_IRQ_CTRL	System Interrupt Control	28 _H	0000 0000 _H	
BDRV_IRQ_CTRL	Bridge Driver Interrupt Control	5C _H	0000 0000 _H	

The registers are addressed wordwise.

8.4.2.1 Interrupt Control Unit Status Overview Register

Due to the large variety of diagnosis possibilities of TLE987xQX, the system offers several overview registers, to help the user finding the right source of interrupt. Those registers are described in this sub-chapter.

Overview Register, Switches Interrupt Status Register and System Supply Interrupt Status Register

- SYS_SUPPLY_IRQ_STS: Flags for Under- and Overvoltage detection for all system relevant supplies. These Interrupts are edge triggered Interrupts.
- SYS_IS: Interrupts for Analog Modules.



System Interrupt Status

The register is reset by RESET_TYPE_4.

SYS_IS		rupt St	atus					set 8 _H							Value 0000 _H
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Re	es	PHW_ ZCH*	PHW_ ZCL*	PHV_ ZCH*	PHV_ ZCL*	PHU_ ZCH*	PHU_ ZCL*	R	es	PHW_ ZCH*	PHW_ ZCL*	PHV_ ZCH*	PHV_ ZCL*	PHU_ ZCH*	PHU_ ZCL*
ı	r	r	r	r	r	r	r		r	r	r	r	r	r	r
15	14	13	12	11	10	9	8	7	6	5		3	2	1	0
ADC2 _ES*	VREF 5V_*	VREF 5V_*	VREF 5V_*	REFB G_U*		SYS_ OT_*	SYS_ OTW*	PMU_ OT_*	PMU_ OTW*		Res		LIN_ TMO*	LIN_ OT_*	LIN_ OC_*

Field	Bits	Туре	Description
Res	31:30	r	Reserved Always read as 0
PHW_ZCHI_STS	29	r	Phase W Zero Crossing Comparator High Status 0 _B INACTIVE no status set 1 _B ACTIVE at least one status set
PHW_ZCLOW_STS	28	r	Phase W Zero Crossing Comparator Low Status 0 _B INACTIVE no status set 1 _B ACTIVE at least one status set
PHV_ZCHI_STS	27	r	Phase V Zero Crossing Comparator High Status 0 _B INACTIVE no status set 1 _B ACTIVE at least one status set
PHV_ZCLOW_STS	26	r	Phase V Zero Crossing Comparator Low Status 0 _B INACTIVE no status set 1 _B ACTIVE at least one status set
PHU_ZCHI_STS	25	r	Phase U Zero Crossing Comparator High Status 0 _B INACTIVE no status set 1 _B ACTIVE at least one status set
PHU_ZCLOW_STS	24	r	Phase U Zero Crossing Comparator Low Status 0 _B INACTIVE no status set 1 _B ACTIVE at least one status set
Res	23:22	r	Reserved Always read as 0
PHW_ZCHI_IS	21	r	Phase W Zero Crossing Comparator High Interrupt Status 0 _B INACTIVE no interrupt status set 1 _B ACTIVE at least one interrupt status set
PHW_ZCLOW_IS	20	r	Phase W Zero Crossing Comparator Low Interrupt Status 0 _B INACTIVE no interrupt status set 1 _B ACTIVE at least one interrupt status set



Field	Bits	Туре	Description
PHV_ZCHI_IS	19	r	Phase V Zero Crossing Comparator High Interrupt Status
			0 _B INACTIVE no interrupt status set
			1 _B ACTIVE at least one interrupt status set
PHV_ZCLOW_IS	18	r	Phase V Zero Crossing Comparator Low Interrupt Status
			0 _B INACTIVE no interrupt status set
			1 _B ACTIVE at least one interrupt status set
PHU_ZCHI_IS	17	r	Phase U Zero Crossing Comparator High Interrupt Status
			0 _B INACTIVE no interrupt status set
			1 _B ACTIVE at least one interrupt status set
PHU_ZCLOW_IS	16	r	Phase U Zero Crossing Comparator Low Interrupt Status
			0 _B INACTIVE no interrupt status set
			1 _B ACTIVE at least one interrupt status set
ADC2_ESM_IS	15	r	ADC2 Exceptional Sequence Measurement Interrupt Status
			0 _B INACTIVE no interrupt status set
			1 _B ACTIVE at least one interrupt status set
VREF5V_OVL_IS	14	r	VREF5V Overload Interrupt Status
			0 _B INACTIVE no interrupt status set
			1 _B ACTIVE at least one interrupt status set
VREF5V_UPTH_IS	13	r	VREF5V ADC1 Reference Overvoltage (ADC2, Channel 6)
			Interrupt Status
			0 _B INACTIVE no interrupt status set
			1 _B ACTIVE at least one interrupt status set
VREF5V_LOWTH_IS	12	r	VREF5V ADC1 Reference Undervoltage (ADC2, Channel 6)
			Interrupt Status
			0 _B INACTIVE no interrupt status set
			1 _B ACTIVE at least one interrupt status set
REFBG_UPTHWARN	11	r	8-Bit ADC2 Reference Overvoltage (ADC2, Channel 7)
_IS			interrupt status
			0 _B INACTIVE no interrupt status set
			1 _B ACTIVE at least one interrupt status set
REFBG_LOTHWARN	10	r	8-Bit ADC2 Reference Undervoltage (ADC2, Channel 7)
_IS			interrupt status
			0 _B INACTIVE no interrupt status set
			1 _B ACTIVE at least one interrupt status set
SYS_OT_IS	9	r	System Overtemperature Shutdown (ADC2, Channel 9)
			interrupt status
			 0_B INACTIVE no interrupt status set 1_B ACTIVE at least one interrupt status set
0)/0, 07/4/07/1/0			
SYS_OTWARN_IS	8	r	System Overtemperature Prewarning (ADC2, Channel 9) interrupt status
			•
			 0_B INACTIVE no interrupt status set 1_B ACTIVE at least one interrupt status set
DMIL OT 10	7	_	
PMU_OT_IS	7	r	PMU Regulator Overtemperature Shutdown (ADC2, Channel 9) interrupt status
			·
			1 _B ACTIVE at least one interrupt status set



Field	Bits	Туре	Description
PMU_OTWARN_IS	6	r	PMU Regulator Overtemperature Prewarning (ADC2, Channel 9) interrupt status 0 _B INACTIVE no interrupt status set 1 _B ACTIVE at least one interrupt status set
Res	5:3	r	Reserved Always read as 0
LIN_TMOUT_IS	2	r	LIN TXD timeout 0 _B INACTIVE no interrupt status set 1 _B ACTIVE LIN TXD timeout occurred
LIN_OT_IS	1	r	LIN Overtemperature interrupt status 0 _B INACTIVE no interrupt status set 1 _B ACTIVE LIN Overtemperature occurred
LIN_OC_IS	0	r	LIN Overcurrent interrupt status 0 _B INACTIVE no interrupt status set 1 _B ACTIVE at least one interrupt status set



System Interrupt Status Clear

The register is reset by RESET_TYPE_3.

SYS_IS	SCLR						Off	set						Reset	Value	
Systen	n Inter	rupt St	atus C	lear			14	4 _H						0000	0000 _H	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
D.		PHW_	PHW_	PHV_	PHV_	PHU_	PHU_	D	00	PHW_	PHW_	PHV_	PHV_	PHU_	PHU_	

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
R	es	PHW_ ZCH*	PHW_ ZCL*	PHV_ ZCH*	PHV_ ZCL*	PHU_ ZCH*	PHU_ ZCL*	R	es	PHW_ ZCH*	PHW_ ZCL*	PHV_ ZCH*	PHV_ ZCL*	PHU_ ZCH*	PHU_ ZCL*
	r	W	W	W	W	W	W		r	W	W	W	W	W	W
15	14	13	12	11	10	9	8	7	6	5		3	2	1	0
ADC2 _ES*	VREF 5V_*	VREF 5V_*	VREF 5V_*	REFB G_U*	REFB G_L*	SYS_ OT_*	SYS_ OTW*	PMU_ OT_*	PMU_ OTW*		Res		LIN_ TMO*	LIN_ OT_*	LIN_ OC_*
W	W	W	W	W	W	W	W	W	W		r		W	W	W

Field	Bits	Type	Description
Res	31:30	r	Reserved Always read as 0
PHW_ZCHI_SCLR	29	w	Phase W Zero Crossing Comparator High Status 0 _B no operation 1 _B clear status flag
PHW_ZCLOW_SCLR	28	w	Phase W Zero Crossing Comparator Low Status 0 _B no operation 1 _B clear status flag
PHV_ZCHI_SCLR	27	w	Phase V Zero Crossing Comparator High Status 0 _B no operation 1 _B clear status flag
PHV_ZCLOW_SCLR	26	W	Phase V Zero Crossing Comparator Low Status 0 _B no operation 1 _B clear status flag
PHU_ZCHI_SCLR	25	w	Phase U Zero Crossing Comparator High Status 0 _B no operation 1 _B clear status flag
PHU_ZCLOW_SCLR	24	w	Phase U Zero Crossing Comparator Low Status 0 _B no operation 1 _B clear status flag
Res	23:22	r	Reserved Always read as 0
PHW_ZCHI_ICLR	21	w	Phase W Zero Crossing Comparator High Interrupt Status 0 _B no operation 1 _B clear status flag
PHW_ZCLOW_ICLR	20	W	Phase W Zero Crossing Comparator Low Interrupt Status 0 _B no operation 1 _B clear status flag



Field	Bits	Туре	Description
PHV_ZCHI_ICLR	19	w	Phase V Zero Crossing Comparator High Interrupt Status
			0 _B no operation
			1 _B clear status flag
PHV_ZCLOW_ICLR	18	W	Phase V Zero Crossing Comparator Low Interrupt Status
			0 _B no operation
			1 _B clear status flag
PHU_ZCHI_ICLR	17	w	Phase U Zero Crossing Comparator High Interrupt Status
			0 _B no operation
			1 _B clear status flag
PHU_ZCLOW_ICLR	16	w	Phase U Zero Crossing Comparator Low Interrupt Status
			O _B no operation
			1 _B clear status flag
ADC2_ESM_ICLR	15	w	ADC2 Exceptional Sequence Measurement Interrupt Status
, , , , , , , , , , , , , , , , , , ,			$0_{\rm B}$ no operation
			1 _B clear status flag
VREF5V OVL ICLR	14	w	VREF5V Overload Interrupt Status
**************************************		•••	O _B no operation
			1 _B clear status flag
VREF5V UPTH ICLR	13	w	VREF5V ADC1 Reference Overvoltage (ADC2, Channel 6)
VICEI 3V_OF TIT_ICEIX	13	VV	Interrupt Status
			0 _B no operation
			1 _B clear status flag
VREF5V_LOWTH_ICL	12	w	VREF5V ADC1 Reference Undervoltage (ADC2, Channel 6)
R	12	VV	Interrupt Status
11			0 _B no operation
			1 _B clear status flag
REFBG UPTHWARN	11	W	8-Bit ADC2 Reference Overvoltage (ADC2, Channel 7)
_ICLR	11	VV	interrupt status
			0 _B no operation
			1 _B clear status flag
REFBG_LOTHWARN	10	W	8-Bit ADC2 Reference Undervoltage (ADC2, Channel 7)
_ICLR	10	VV	interrupt status
_1021(0 _B no operation
			1 _B clear status flag
SYS_OT_ICLR	9	w	System Overtemperature Shutdown (ADC2, Channel 9)
010_01_10LIX	3	VV	interrupt status
			0 _B no operation
			1 _B clear status flag
SYS OTWARN ICLR	8	14/	System Overtemperature Prewarning (ADC2, Channel 9)
313_OTWARN_ICER	0	W	interrupt status
			0 _B no operation
			1 _B clear status flag
DMIL OT ICLD	7	147	
PMU_OT_ICLR	7	W	PMU Regulator Overtemperature Shutdown (ADC2, Channel
			9) interrupt status
			0 _B no operation 1 _B clear status flag
			1 _B clear status flag



Field	Bits	Туре	Description
PMU_OTWARN_ICLR	6	w	PMU Regulator Overtemperature Prewarning (ADC2,
			Channel 9) interrupt status
			0 _B no operation
			1 _B clear status flag
Res	5:3	r	Reserved
			Always read as 0
LIN_TMOUT_ICLR	2	w	LIN TXD timeout
			0 _B no operation
			1 _B clear status flag
LIN_OT_ICLR	1	w	LIN Overtemperature interrupt status
			0 _B no operation
			1 _B clear status flag
LIN_OC_ICLR	0	w	LIN Overcurrent interrupt status
			0 _B no operation
			1 _B clear status flag



Bridge Driver Interrupt Status

The register is reset by RESET_TYPE_4.

BDF	۲V_	_IS						Off	set						Reset	Value
Brid	lge	Drive	r Interr	upt Sta	itus			58	3 _H						0000	0000 _H
3′	1		29	28	27	26	25	24	23		21	20	19	18	17	16
		Res	ı	VSD_ UPT*	VSD_ LOW*	VCP_ UPT*	VCP_ LOW*	VCP LOW*		Res	ı	VSD_ UPT*	VSD_ LOW*	VCP_ UPT*	VCP_ LOW*	VCP LOW*
		r		r	r	r	r	r		r		r	r	r	r	r
15	5	14	13	12	11	10	9			6	5	4	3	2	1	0
HS:		LS3_ OC *	HS2_ OC *	HS1_ OC *	LS2_ OC *	LS1_ OC *		Re	es	1	HS3_ DS *	LS3_ DS *	HS2_ DS *	HS1_ DS *	LS2_ DS *	LS1_ DS *

Field	Bits	Type	Description
Res	31:29	r	Reserved Always read as 0
VSD_UPTH_STS	28	r	Warning for VSD Upper Threshold Measurement (ADC2 channel 2) Status 0 _B INACTIVE no overvoltage status set 1 _B ACTIVE overvoltage status set
VSD_LOWTH_STS	27	r	Warning for VSD Lower Threshold Measurement (ADC2 channel 2) Status 0 _B INACTIVE no undervoltage status set 1 _B ACTIVE undervoltage status set
VCP_UPTH_STS	26	r	Warning for VCP Upper Threshold Measurement (ADC2 channel 3) Status 0 _B INACTIVE no overvoltage status set 1 _B ACTIVE overvoltage status set
VCP_LOWTH1_STS	25	r	Warning for VCP Lower Threshold 1 Measurement (ADC2 channel 3) Status 0 _B INACTIVE no undervoltage status set 1 _B ACTIVE undervoltage status set
VCP_LOWTH2_STS	24	r	Warning for VCP Lower Threshold 2 Measurement (VCP_LOW Signal from CP) Status 0 _B INACTIVE no undervoltage status set 1 _B ACTIVE undervoltage status set
Res	23:21	r	Reserved Always read as 0
VSD_UPTH_IS	20	r	Warning for VSD Upper Threshold Measurement (ADC2 channel 2) Interrupt Status 0 _B INACTIVE no interrupt status set 1 _B ACTIVE interrupt status set



Field	Bits	Туре	Description
VSD_LOWTH_IS	19	r	Warning for VSD Lower Threshold Measurement (ADC2 channel 2) Interrupt Status 0 _B INACTIVE no interrupt status set 1 _B ACTIVE interrupt status set
VCP_UPTH_IS	18	r	Warning for VCP Upper Threshold Measurement (ADC2 channel 3) Interrupt Status 0 _B INACTIVE no interrupt status set 1 _B ACTIVE interrupt status set
VCP_LOWTH1_IS	17	r	Warning for VCP Lower Threshold 1 Measurement (ADC2 channel 3) Interrupt Status 0 _B INACTIVE no interrupt status set 1 _B ACTIVE interrupt status set
VCP_LOWTH2_IS	16	r	Warning for VCP Lower Threshold 2 Measurement (VCP_LOW Signal from CP) Interrupt Status 0 _B INACTIVE no interrupt status set 1 _B ACTIVE interrupt status set
HS3_OC_IS	15	r	External High Side 3 FET Over-current Status 0 _B INACTIVE no interrupt status set. 1 _B ACTIVE at least one interrupt status set.
LS3_OC_IS	14	r	External Low Side 3 FET Over-current Status 0 _B INACTIVE no interrupt status set. 1 _B ACTIVE at least one interrupt status set.
HS2_OC_IS	13	r	External High Side 2 FET Over-current Status 0 _B INACTIVE no interrupt status set. 1 _B ACTIVE at least one interrupt status set.
HS1_OC_IS	12	r	External High 1 FET Over-current Status 0 _B INACTIVE no interrupt status set. 1 _B ACTIVE at least one interrupt status set.
LS2_OC_IS	11	r	External Low Side 2 FET Over-current Status 0 _B INACTIVE no interrupt status set. 1 _B ACTIVE at least one interrupt status set.
LS1_OC_IS	10	r	External Low Side 1 FET Over-current Status 0 _B INACTIVE no interrupt status set. 1 _B ACTIVE at least one interrupt status set.
Res	9:6	r	Reserved Always read as 0
HS3_DS_IS	5	r	Bridge Driver High Side 3 Pre-Driver short Interrupt Status 0 _B INACTIVE no interrupt status set 1 _B ACTIVE interrupt status set
LS3_DS_IS	4	r	Bridge Driver Low Side 3 Pre-Driver short Interrupt Status 0 _B INACTIVE no interrupt status set 1 _B ACTIVE interrupt status set
HS2_DS_IS	3	r	Bridge Driver High Side 2 Pre-Driver short Interrupt Status 0 _B INACTIVE no interrupt status set 1 _B ACTIVE interrupt status set



Field	Bits	Туре	Description
HS1_DS_IS	2 r	r	Bridge Driver High Side 1 Pre-Driver short Interrupt Status 0 _B INACTIVE no interrupt status set 1 _B ACTIVE interrupt status set
LS2_DS_IS	1	r	Bridge Driver Low Side 2 Pre-Driver short Interrupt Status 0 _B INACTIVE no interrupt status set 1 _B ACTIVE interrupt status set
LS1_DS_IS	0	r	Bridge Driver Low Side 1 Pre-Driver short Interrupt Status 0 _B INACTIVE no interrupt status set 1 _B ACTIVE interrupt status set



W

W

System Control Unit - Power Modules (SCU-PM)

Bridge Driver Interrupt Status Clear

The register is reset by RESET_TYPE_3.

W

w

W

BDR	/_ISCLF	₹					Off	set			Reset Value				
Bridg	Bridge Driver Interrupt Status Clear						54 _H							0000	0000 _H
31		29	28	27	26	25	24	23		21	20	19	18	17	16
	Res		VSD_ UPT*	VSD_ LOW*	VCP_ UPT*	VCP_ LOW*	VCP_ LOW*		Res		VSD_ UPT*	VSD_ LOW*	VCP_ UPT*	VCP_ LOW*	VCP_ LOW*
	r		W	W	W	W	W		r		W	W	W	W	W
15	14	13	12	11	10	9			6	5	4	3	2	1	0
HS3 OC_	LS3_ * OC_*	HS2_ OC_*	HS1_ OC_*	LS2_ OC_*	LS1_ OC_*	Res				HS3_ DS_*	LS3_ DS_*	HS2_ DS_*	HS1_ DS_*	LS2_ DS_*	LS1_ DS_*

r

W

W

W

W

w

W

Field	Bits	Type	Description
Res	31:29	r	Reserved Always read as 0
VSD_UPTH_SCLR	28	w	Warning for VSD Upper Threshold Measurement (ADC2 channel 2) Status 0 _B no operation 1 _B clear status flag
VSD_LOWTH_SCLR	27	W	Warning for VSD Lower Threshold Measurement (ADC2 channel 2) Status 0 _B no operation 1 _B clear status flag
VCP_UPTH_SCLR	26	W	Warning for VCP Upper Threshold Measurement (ADC2 channel 3) Status 0 _B no operation 1 _B clear status flag
VCP_LOWTH1_SCLR	25	W	Warning for VCP Lower Threshold 1 Measurement (ADC2 channel 3) Status 0 _B no operation 1 _B clear status flag
VCP_LOWTH2_SCLR	24	W	Warning for VCP Lower Threshold 2 Measurement (VCP_LOW Signal from CP) Status 0 _B no operation 1 _B clear status flag
Res	23:21	r	Reserved Always read as 0
VSD_UPTH_ICLR	20	W	Warning for VSD Upper Threshold Measurement (ADC2 channel 2) Interrupt Status 0 _B no operation 1 _B clear status flag



Field	Bits	Туре	Description
VSD_LOWTH_ICLR	19	W	Warning for VSD Lower Threshold Measurement (ADC2 channel 2) Interrupt Status 0 _B no operation 1 _B clear status flag
VCP_UPTH_ICLR	18	W	Warning for VCP Upper Threshold Measurement (ADC2 channel 3) Interrupt Status 0 _B no operation 1 _B clear status flag
VCP_LOWTH1_ICLR	17	W	Warning for VCP Lower Threshold 1 Measurement (ADC2 channel 3) Interrupt Status 0 _B no operation 1 _B clear status flag
VCP_LOWTH2_ICLR	16	w	Warning for VCP Lower Threshold 2 Measurement (VCP_LOW Signal from CP) Interrupt Status 0 _B no operation 1 _B clear status flag
HS3_OC_ICLR	15	W	External High Side 3 FET Over-current Status 0 _B no operation 1 _B clear status flag
LS3_OC_ICLR	14	W	External Low Side 3 FET Over-current Status 0 _B no operation 1 _B clear status flag
HS2_OC_ICLR	13	w	External High Side 2 FET Over-current Status 0 _B no operation 1 _B clear status flag
HS1_OC_ICLR	12	w	External High 1 FET Over-current Status 0 _B no operation 1 _B clear status flag
LS2_OC_ICLR	11	w	External Low Side 2 FET Over-current Status 0 _B no operation 1 _B clear status flag
LS1_OC_ICLR	10	W	External Low Side 1 FET Over-current Status 0 _B no operation 1 _B clear status flag
Res	9:6	r	Reserved Always read as 0
HS3_DS_ICLR	5	w	Bridge Driver High Side 3 Pre-Driver short Interrupt Status $0_{\rm B}$ no operation $1_{\rm B}$ clear status flag
LS3_DS_ICLR	4	w	Bridge Driver Low Side 3 Pre-Driver short Interrupt Status 0 _B no operation 1 _B clear status flag
HS2_DS_ICLR	3	w	Bridge Driver High Side 2 Pre-Driver short Interrupt Status 0 _B no operation 1 _B clear status flag



Field	Bits	Туре	Description
HS1_DS_ICLR	2	w	Bridge Driver High Side 1 Pre-Driver short Interrupt Status 0 _B no operation 1 _B clear status flag
LS2_DS_ICLR	1	W	Bridge Driver Low Side 2 Pre-Driver short Interrupt Status 0 _B no operation 1 _B clear status flag
LS1_DS_ICLR	0	W	Bridge Driver Low Side 1 Pre-Driver short Interrupt Status 0 _B no operation 1 _B clear status flag



System Supply Interrupt Status

The register is reset by RESET_TYPE_4.

_	PLY_IRQ_STS upply Interrupt Status	5	Offset 1C _H								Reset Value 0000 0000 _H		
31			_	24	23	22	21	20	19	18	17	16	
	Res	ı		ı	VDD1 V5_*	VDD5 V_O*	VS_O V_S*	MON _OV*		VDD5 V_U*	VS_U V_S*	MON _UV*	
15	r			8	r 7	r 6	r 5	r 4	r 3	r 2	r 1	r 0	
	Res	1		ı	VDD1 V5_*		VS_0 V_IS	MON _OV*	VDD1	VDD5 V_U*	VS_U V_IS	MON _UV*	
	r				r	r	r	r		r	r		

Field	Bits	Туре	Description
Res	31:24	r	Reserved Always read as 0
VDD1V5_OV_STS	23	r	VDDC Overvoltage (ADC2 channel 8) Status 0 _B No Overvoltage occurred 1 _B Overvoltage occurred
VDD5V_OV_STS	22	r	VDDP Overvoltage (ADC2 channel 5) Status 0 _B No Overvoltage occurred 1 _B Overvoltage occurred
VS_OV_STS	21	r	VS Overvoltage (ADC2 channel 1) Status 0 _B No Overvoltage occurred 1 _B Overvoltage occurred
MON_OV_STS	20	r	MON Overvoltage (ADC2 channel 4) Status 0 _B No Overvoltage occurred 1 _B Overvoltage occurred
VDD1V5_UV_STS	19	r	VDDC Undervoltage (ADC2 channel 8) Status 0 _B No Undervoltage occurred 1 _B Undervoltage occurred
VDD5V_UV_STS	18	r	VDDP Undervoltage (ADC2 channel 5) Status 0 _B No Undervoltage occurred 1 _B Undervoltage occurred
VS_UV_STS	17	r	VS Undervoltage (ADC2 channel 1) Status 0 _B No Undervoltage occurred 1 _B Undervoltage occurred
MON_UV_STS	16	r	MON Undervoltage (ADC2 channel 4) Status 0 _B No Undervoltage occurred 1 _B Undervoltage occurred
Res	15:8	r	Reserved Always read as 0



Field	Bits	Type	Description
VDD1V5_OV_IS	7	r	VDDC Overvoltage (ADC2 channel 8) Interrupt Status 0 _B No Overvoltage Interrupt occurred 1 _B Overvoltage Interrupt occurred
VDD5V_OV_IS	6	r	VDDP Overvoltage (ADC2 channel 5) Interrupt Status 0 _B No Overvoltage Interrupt occurred 1 _B Overvoltage Interrupt occurred
VS_OV_IS	5	r	VS Overvoltage (ADC2 channel 1) Interrupt Status 0 _B No Overvoltage Interrupt occurred 1 _B Overvoltage Interrupt occurred
MON_OV_IS	4	r	MON Overvoltage (ADC2 channel 4) Interrupt Status 0 _B No Overvoltage Interrupt occurred 1 _B Overvoltage Interrupt occurred
VDD1V5_UV_IS	3	r	VDDC Undervoltage (ADC2 channel 8) Interrupt Status 0 _B No Undervoltage Interrupt occurred 1 _B Undervoltage Interrupt occurred
VDD5V_UV_IS	2	r	VDDP Undervoltage (ADC2 channel 5) Interrupt Status 0 _B No Undervoltage Interrupt occurred 1 _B Undervoltage Interrupt occurred
VS_UV_IS	1	r	VS Undervoltage (ADC2 channel 1) Interrupt Status 0 _B No Undervoltage Interrupt occurred 1 _B Undervoltage Interrupt occurred
MON_UV_IS	0	r	MON Undervoltage (ADC2 channel 4) Interrupt Status 0 _B No Undervoltage Interrupt occurred 1 _B Undervoltage Interrupt occurred



System Supply Interrupt Status Clear

The register is reset by RESET_TYPE_4.

-	_Y_IRQ_CLR oply Interrupt Status (Clear	Offset 24 _H										
31			24	23	22	21	20	19	18	17	16		
	Res		1	VDD1 V5_*	VDD5 V_O*	VS_O V_S*	MON _OV*		VDD5 V_U*	VS_U V_S*	MON _UV*		
	r			w	w	W	W	W	W	w	w		
15			8	7	6	5	4	3	2	1	0		
	Res	1	1	VDD1 V5_*	VDD5 V_O*	VS_O V_I*	MON _OV*		VDD5 V_U*	VS_U V_I*	MON _UV*		

Field	Bits	Туре	Description						
Res	31:24	r	Reserved Always read as 0						
VDD1V5_OV_SCLR	23	w	VDDC Overvoltage (ADC2 channel 8) Status Clear 0 _B no operation 1 _B clear status flag						
VDD5V_OV_SCLR	22	w	VDDP Overvoltage (ADC2 channel 5) Status Clear 0 _B no operation 1 _B clear status flag						
VS_OV_SCLR	21	w	VS Overvoltage (ADC2 channel 1) Status Clear 0 _B no operation 1 _B clear status flag						
MON_OV_SCLR	20	w	MON Overvoltage (ADC2 channel 4) Status Clear 0 _B no operation 1 _B clear status flag						
VDD1V5_UV_SCLR	19	w	VDDC Undervoltage (ADC2 channel 8) Status Clear 0 _B no operation 1 _B clear status flag						
VDD5V_UV_SCLR	18	w	VDDP Undervoltage (ADC2 channel 5) Status Clear 0 _B no operation 1 _B clear status flag						
VS_UV_SCLR	17	w	VS Undervoltage (ADC2 channel 1) Status Clear 0 _B no operation 1 _B clear status flag						
MON_UV_SCLR	16	w	MON Undervoltage (ADC2 channel 4) Status Clear 0 _B no operation 1 _B clear status flag						
Res	15:8	r	Reserved Always read as 0						



Field	Bits	Type	Description					
VDD1V5_OV_ICLR	7	W	VDDC Overvoltage (ADC2 channel 8) Interrupt Status Clear 0 _B no operation 1 _B clear status flag					
VDD5V_OV_ICLR	6	w	VDDP Overvoltage (ADC2 channel 5) Interrupt Status Clear 0 _B no operation 1 _B clear status flag					
VS_OV_ICLR	5	W	VS Overvoltage (ADC2 channel 1) Interrupt Status Clear 0 _B no operation 1 _B clear status flag					
MON_OV_ICLR	4	w	MON Overvoltage (ADC2 channel 4) Interrupt Status Clear 0 _B no operation 1 _B clear status flag					
VDD1V5_UV_ICLR	3	w	VDDC Undervoltage (ADC2 channel 8) Interrupt Status Clear 0 _B no operation 1 _B clear status flag					
VDD5V_UV_ICLR	2	w	VDDP Undervoltage (ADC2 channel 5) Interrupt Status Clear 0 _B no operation 1 _B clear status flag					
VS_UV_ICLR	1	w	VS Undervoltage (ADC2 channel 1) Interrupt Status Clear 0 _B no operation 1 _B clear status flag					
MON_UV_ICLR	0	w	MON Undervoltage (ADC2 channel 4) Interrupt Status Clear 0 _B no operation 1 _B clear status flag					



8.4.2.2 Interrupt Control Unit - Interrupt Enable Register

The Analog Module Interrupts can be enabled and disabled by there corresponding enable bits which are located in Registers:

- SYS_SUPPLY_IRQ_CTRL: Enable of Interrupts for Under- and Overvoltage detection for all system relevant supplies. These interrupts are edge triggered interrupts to reduce interrupt load of the μC.
- SYS_IRQ_CTRL: Enable of interrupts for Analog Modules.

System Interrupt Control

The register is reset by RESET_TYPE_3.

SYS_IF	Offset							Reset Value							
Systen	System Interrupt Control					28 _H								0000	0000 _H
0.4							0.4	00	00	0.4	00	40	40	4=	40
31						T	24	23	22	21	20	19	18	17	16
		l	R	es		l		R	es	PHW_ ZCH*	PHW_ ZCL*	PHV_ ZCH*	PHV_ ZCL*	PHU_ ZCH*	PHU_ ZCL*
				r					r	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5		3	2	1	0
ADC2 _ES*	VREF 5V_*	VREF 5V_*	VREF 5V_*	REFB G_U*	REFB G_L*		SYS_ OTW*	PMU_ OT_*	PMU_ OTW*		Res	I	LIN_ TMO*	LIN_ OT_*	LIN_ OC_*
rw	r\n/	rw	rw.	rw.	rw	rw	rw.	rw.	rw.		r		rw.	rw	rw.

Field	Bits	Туре	Description			
Res	31:24	r	Reserved Always read as 0			
Res	23:22	r	Reserved Always read as 0			
PHW_ZCHI_IE	21	rw	Phase W Zero Crossing Comparator High Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled			
PHW_ZCLOW_IE	20	rw	Phase W Zero Crossing Comparator Low Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled			
PHV_ZCHI_IE	19	rw	Phase V Zero Crossing Comparator High Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled			
PHV_ZCLOW_IE	18	rw	Phase V Zero Crossing Comparator Low Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled			
PHU_ZCHI_IE	17	rw	Phase U Zero Crossing Comparator High Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled			



Field	Bits	Туре	Description
PHU_ZCLOW_IE	16	rw	Phase U Zero Crossing Comparator Low Interrupt Enable
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
ADC2_ESM_IE	15	rw	ADC2 Exceptional Sequence Measurement Interrupt Enable
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
VREF5V_OVL_IE	14	rw	VREF5V Overload Interrupt Enable
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
VREF5V_UPTH_IE	13	rw	VREF5V ADC1 Reference Overvoltage (ADC2, Channel 6)
			Interrupt Enable
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
VREF5V_LOWTH_IE	12	rw	VREF5V ADC1 Reference Undervoltage (ADC2, Channel 6)
			Interrupt Enable
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
REFBG_UPTHWARN	11	rw	Reference Voltage Overvoltage (ADC2 channel 7) Interrupt
_IE			Enable
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
REFBG_LOTHWARN	10	rw	Reference Voltage Undervoltage (ADC2 channel 7) Interrupt
_IE			Enable
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
SYS_OT_IE	9	rw	System Overtemperature Shutdown (ADC2 channel 9)
			Interrupt Enable (leads to shutdown of System)
			0_B Interrupt is disabled1_B Interrupt is enabled
0)/0, 07/4/00/1/15			
SYS_OTWARN_IE	8	rw	System Overtemperature Warning (ADC2 channel 9) Interrupt Enable
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
PMU_OT_IE	7	rw	PMU Regulator Overtemperature Shutdown (ADC2 channel
PINIO_OT_IE	1	I VV	9) Interrupt Enable (leads to shutdown of System)
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
PMU OTWARN IE	6	rw	PMU Regulator Overtemperature Warning (ADC2 channel 9)
TWO_OTWARIN_IL		I VV	Interrupt Enable
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled
Res	5:3	r	Reserved
50	0.0		Always read as 0
LIN_TMOUT_IE	2	rw	LIN TXD timeout Interrupt Enable
	_	I VV	0 _B Interrupt is disabled
			1 _B Interrupt is enabled
			. B



Field	Bits	Туре	Description			
LIN_OT_IE	1	rw	LIN Overtemperature Interrupt Enable			
			0 _B Interrupt is disabled			
			1 _B Interrupt is enabled			
LIN_OC_IE	0	rw	LIN Overcurrent Interrupt Enable			
			0 _B Interrupt is disabled			
			1 _B Interrupt is enabled			

rw



rw

System Control Unit - Power Modules (SCU-PM)

Bridge Driver Interrupt Control

The register is reset by RESET_TYPE_3.

rw

rw

BDRV_IRQ_CTRL						Offset						Reset Value				
Bridge Driver Interrupt Control						5C _H							0000	0000 _H		
31											21	20	19	18	17	16
	ı	ı	I	I	Res		1		1			VSD_ UPT*	VSD_ LOW*	VCP_ UPT*	VCP_ LOW*	VCP_ LOW*
					r							rw	rw	rw	rw	rw
15	14	13	12	11	10	9				6	5	4	3	2	1	0
HS3_ OC_*	LS3_ OC_*	HS2_ OC_*	HS1_ OC_*	LS2_ OC_*	LS1_ OC_*		1	Res			HS3_ DS_*	LS3_ DS_*	HS2_ DS_*	HS1_ DS_*	LS2_ DS_*	LS1_ DS_*

Field	Bits	Type	Description
Res	31:21	r	Reserved
			Always read as 0
VSD_UPTH_IE	20	rw	VSD Measurement Upper Threshold (ADC2 channel 2) Interrupt Enable 0 _B Interrupt is disabled
			1 _B Interrupt is enabled
VSD_LOWTH_IE	19	rw	VSD Measurement Lower Threshold (ADC2 channel 2) Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled
VCP_UPTH_IE	18	rw	VCP Measurement Upper Threshold (ADC2 channel 2) Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled
VCP_LOWTH1_IE	17	rw	VCP Measurement Lower Threshold 1 (ADC2 channel 3) Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled
VCP_LOWTH2_IE	16	rw	VCP Measurement Lower Threshold 2 Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled
HS3_OC_IE	15	rw	External High Side 3 FET Over-current Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled
LS3_OC_IE	14	rw	External Low Side 3 FET Over-current Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled



Field	Bits	Type	Description
HS2_OC_IE	13	rw	External High Side 2 FET Over-current Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled
HS1_OC_IE	12	rw	External High Side 1 FET Over-current Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled
LS2_OC_IE	11	rw	External Low Side 2 FET Over-current Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled
LS1_OC_IE	10	rw	External Low Side 1 FET Over-current Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled
Res	9:6	r	Reserved
HS3_DS_IE	5	rw	Bridge Driver High Side 3 Pre-Driver Short Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled
LS3_DS_IE	4	rw	Bridge Driver Low Side 3 Pre-Driver Short Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled
HS2_DS_IE	3	rw	Bridge Driver High Side 2 Pre-Driver Short Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled
HS1_DS_IE	2	rw	Bridge Driver High Side 1 Pre-Driver Short Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled
LS2_DS_IE	1	rw	Bridge Driver Low Side 2 Pre-Driver Short Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled
LS1_DS_IE	0	rw	Bridge Driver Low Side 1 Pre-Driver Short Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled



System Supply Interrupt Control

The register is reset by RESET_TYPE_4.

SYS_SUPPLY_IRQ_CTRL System Supply Interrupt Control					Offset 20 _H						Reset Value 0000 00FF _H				
31								T							16
	1	1		1	1	1	R	es	1	I I	ı	ı	1		
								r							
15							8	7	6	5	4	3	2	1	0
	1	I	R	es	1	1	I	VDD1 V5_*	VDD5 V_O*		MON _OV*		VDD5 V_U*	VS_U V_IE	MON _UV*
				r				rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
Res	31:8	r	Reserved
_			Always read as 0
VDD1V5_OV_IE	7	rw	VDD1V5 Overvoltage (ADC2 channel 8) Interrupt Enable 0 _B Interrupt is disabled
			1 _B Interrupt is enabled
VDD5V_OV_IE	6	rw	VDD5V Overvoltage (ADC2 channel 5) Interrupt Enable 0 _B Interrupt is disabled
			1 _B Interrupt is enabled
VS_OV_IE	5	rw	VS Overvoltage (ADC2 channel 1) Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled
MON_OV_IE	4	rw	MON Overvoltage (ADC2 channel 4) Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled
VDD1V5_UV_IE	3	rw	VDD1V5 Undervoltage (ADC2 channel 8) Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled
VDD5V_UV_IE	2	rw	VDD5V Undervoltage (ADC2 channel 5) Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled
VS_UV_IE	1	rw	VS Undervoltage (ADC2 channel 1) Interrupt Enable 0 _B Interrupt is disabled 1 _B Interrupt is enabled



Field	Bits	Туре	Description
MON_UV_IE	0	rw	MON Undervoltage (ADC2 channel 4) Interrupt
			Enable
			0 _B Interrupt is disabled
			1 _B Interrupt is enabled

8.5 Power Control Unit for Power Modules (PCU_PM)

The chapter describes the implementation of the power modules state machine. This state machine is responsible for powering up and powering down the on-board power modules. It takes care about the interaction between the Measurement Unit and the modules which are evaluated by the Unit. The following modules are controlled by this statemachine:

Analog Modules controlled by Power Control Unit:

- · Central Reference Voltage Generation
- Central Bias Current Generation
- 8-Bit ADC Core
- Supply Voltage Attenuators
- · Monitoring Inputs Voltage Attenuators
- LIN Transceiver
- MOSFET Drivers




Figure 39 Function of AP_SUB_CTRL



If the device will power up the analog modules statemachine will startup all analog modules. First of all, the reference voltage will be enabled. After that the biasing module will be enabled. If this step is completed the analog modules will be enabled step by step. After this is done the measurement interface will start-up.

When leaving Stop Mode, this sequence restores the SFR register contents with the values written before entering Stop Mode.

The Sleep and Stop Mode entry is as well controlled by this state machine. This ensures a smooth shutdown of the modules avoiding disturbances (like load jumps) on the supplies.

The power control unit also handles system failures indicated by the analog measurement interface. They are:

System failures handled by SCU_PM:

- · automatic shutdown of power modules in case of VS Overvoltage
- automatic shutdown of power modules in case of System Overtemperature
- automatic shutdown of power modules in case of loss of clock
- automatic shutdown of system in case of System Overtemperature
- automatic shutdown of system in case of internal supply fail
- automatic shutdown of LIN module in case of VS Undervoltage

How to configure this actions on the above described system failures will be described in the following chapters.

8.5.1 VSD-Overvoltage System Shutdown

The PCU provides the possibility of an system shutdown in case of VSD Overvoltage. This feature can be used to reduce power dissipation in case of an increased supply voltage VSD. This feature can be enabled by bit SYS_VSD_OV_SLM_DIS. This bit is low active! When there is an overvoltage, the system will be set in System Shutdown and all Power Modules as:

- LIN
- Bridge Driver
- Charge Pump
- Supply Voltage Attenuators

are switched off automatically. The Power Modules will be switched on when the VSD-Overvoltage condition is left again. The figure below shows the principle of the enable bit:

User's Manual 212 Rev. 1.3, 2017-06-27






Figure 40 Implementation of Module Shutdown because of VSD Overvoltage

8.5.2 Overtemperature System Shutdown

In case of overtemperature ($T_{\rm j}$ > 150 °C) the system will be set to Sleep Mode. This functionality is used to protect the system from thermal overstress. One possibility of avoiding this thermal shutdown is to stick to an emergency procedure, which helps to minimize the power dissipation in the system. This routine would require to shutdown all modules which have big contribution to power dissipation (e.g. Bridge Driver). This procedure has to be implemented in user software. Another possibility is to use the implemented hardware shutdown procedure. This procedure can be activated by the flag **SYS_OT_PS_DIS**. **This flag is low active!** When this flag is set all power dissipation contributors will be automatically shutdown.

- Main power dissipation contributors are:
 - Charge Pump
 - Bridge Driver



8.5.3 Power Control Unit Register

The PCU is fully controllable by the below listed SFR Registers.

Table 43 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value							
Power Control Unit Register										
PCU_CTRL_STS	Power Control Unit Control Status Register	30 _H	06E3 7EF3 _H							

The registers are addressed wordwise.

Power Control Unit Register

The register is reset by RESET_TYPE_4.

PCU_CTRL_STS Offset										Reset Value			
Power	wer Control Unit Control Status Register 30 _H									06E3	7EF3 _H		
31			27	26	25	24	23						16
	1	Res	1 1	CLKW DT_R ES_*	oss	OT P	'		F	les	1		
		r		rw	rw	rw				r			
15	14	13			9	8	7	6			2	1	0
Res	SYS_ VSD_ OV_*		Res	1	ı	LIN_ VS_U V_S*	FAIL _PS_ DIS		Res	1	1	CLKW DT_S D_D*	Res
r	rw		r			rw	rw		r			rw	r

Field	Bits	Туре	Description			
Res	31:27	r	Reserved Always read as 0			
CLKWDT_RES_SD_D IS	26	rw	Clock Watchdog Reset Disable 0 _B Enable Clock Watchdog Reset Enable 1 _B Disable Clock Watchdog Reset Disable			
CLKLOSS_SD_DIS	25	rw	Power Switches Loss of Clock Shutdown Disable (APCLK3) 0 _B Enable Automatic Shutdown Signal for Power Switches in case of loss of clock 1 _B Disable Automatic Shutdown Signal for Power Switches in case of loss of clock			



Field	Bits	Type rw	Description	
SYS_OT_PS_DIS	24		System Overtemperature Power Switches Shutdown Disable 0 _B Enable Automatic Shutdown Signal for Power Switches in case of system overtemperature preenable 1 _B Disable Automatic Shutdown Signal for Power Switches in case of system overtemperature enable	
Res	23:15	r	Reserved Always read as 0	
SYS_VSD_OV_SLM_ DIS	14	rw	VSD Overvoltage Shutdown for Peripherals Disable 0 _B Enable Automatic Shutdown for Power modules in case of VSD Overvoltage enabled 1 _B Disable Automatic Shutdown for Power modules in case of VSD Overvoltage disabled	
Res	13:9	r	Reserved Always read as 0	
LIN_VS_UV_SD_DIS	8	rw	LIN Module VS Undervoltage Transmitter Shutdown 0 _B Enable Automatic Shutdown for Power modules in case of VS Undervoltage enabled 1 _B Disable Automatic Shutdown for Power modules in case of VS Undervoltage disabled	
FAIL_PS_DIS	7	rw	Disable LIN, BDRV and CP because of Overtemperature 0 _B Switch off Enabled LIN, BDRV and CP will be turned of when Overtemperature occurs 1 _B Switch off Disabled LIN, BDRV and CP will be kept or when Overtemperature occurs	
Res	6:2	r	Reserved Always read as 0	
CLKWDT_SD_DIS	1	rw	Power Modules Clock Watchdog Shutdown Disable 0 _B Shutdown Enable Power Devices will be switched off when Clock Watchdog occurs 1 _B Shutdown Disable Power Devices will not be shutdown when Clock Watchdog occurs	
Res	0	r	Reserved Always read as 0	

8.6 MISC Control

8.6.1 Bus Faults

Due to the pipeline structure of the ARM Cortex M3 core, it is difficult to determine the fault address of a non-existing or protected memory region. For this reason, the following register allows the user to determine the address of the memory access that caused the fault. The registers model the processor's instruction pipeline.



8.6.1.1 Bus Fault Control Register

For the determining the address of a bus fault exception the following registers should be used.

Table 44 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value
Bus Fault Control Regi	ster		
BFSTS	Bus Fault Status Register	80 _H	0000 0000 _H
DBFA	Data Bus Fault Address Register	84 _H	XXXX XXXX _H
SBFA	System Bus Fault Address Register	88 _H	xxxx xxxx _H
BFSTS_CLR	Bus Fault Status Clear Register	8C _H	0000 0000 _H

The registers are addressed wordwise.



BUS_FAULT_STATUS

	BFSTS Bus Fault Status Register					Offset 80 _H						Reset Value 0000 0000 _H			
31															16
	1	1	1	1	1	1	' 	Res	1	ı	1	1	1	1	
15								r			'	•	2	1	0
						Re	es	1						SBFS TS	DBFS TS
	1					ı	r							r	r

Field	Bits	Туре	Description
Res	31:2	r	Reserved
			Always read as 0
SBFSTS	1	r	System Bus Fault Status Valid Flag Address of System Bus Fault is valid and can be red out of SBFA Register 1 _B Valid Address is valid 0 _B not valid Address is not valid
DBFSTS	0	r	Data Bus Fault Status Valid Flag Address of Data Bus Fault is valid and can be red out of DBFA Register 1 _B Valid Address is valid 0 _B not valid Address is not valid



BUS_FAULT_STATUS_CLEAR

	BFSTS_CLR Bus Fault Status Clear Register						Offset 8C _H					Reset Value 0000 0000 _H			
				•				••							
31	1		1												16
	,		,		'		' R	les	'	ļ.	,	'		1	'
	1	1	1	1	1		l	1		1	1		1	1	
								r							
15													2	1	0
	1	1	1	1	1	Re	es	1	1	1	1	1	ı	SBFS TSC*	DBFS TSC*
	'				'	r	·	'		'	'		'	w	w

Field	Bits	Туре	Description
Res	31:2	r	Reserved Always read as 0
SBFSTSCLR	1	w	System Bus Fault Status Clear Flag System Bus Fault valid flag is cleared. 1 _B Cleared Valid Address is cleared 0 _B not cleared Valid Address is not cleared
DBFSTSCLR	0	w	Data Bus Fault Status Clear Flag Data Bus Fault valid flag is cleared. 1 _B Cleared Address is cleared 0 _B not cleared Address is not cleared



DATA_BUS_FAULT_ADDRESS

DBFA Data B	DBFA Data Bus Fault Address Register						Offse 84 _H				Reset Value xxxx xxxx ₊			
31	I	1	T	T	1	T							1	16
	ı	ı	I	1	ı	1 1	DBFA	A	1	ı	1	ı	ı	
15							r	·	·	·	·	·		0
							DBF#	4						
	I		1				r							

Field	Bits	Type	Description
DBFA	31:0	r	Reserved
			Always read as 0



SYSTEM_BUS_FAULT_ADDRESS

SBFA						Offset						Reset Value			
Syster	m Bus	Fault A	Addres	ss Reg	ister							XXXX XXX			
31	1														16
			•				SBF	-A		·	·		·		
	1								1					1	
							r								
15															0
	ı	1	ı	1	ı	1	1		1	1	1		ı	ı	'
	1		1	1	1		SBF	FA		1		1		1	
						1	r								

Field	Bits	Type	Description
SBFA	31:0	r	Reserved
			Always read as 0



9 ARM Cortex-M3 Core

9.1 Features

The key features of the Cortex-M3 implemented are listed below.

Processor Core; a low gate count core, with low latency interrupt processing:

- A subset of the Thumb[®]-2 Instruction Set
- Banked stack pointer (SP) only
- 32-bit hardware divide instructions, SDIV and UDIV (Thumb-2 instructions)
- · Handler and Thread Modes
- Thumb and debug states
- Interruptible-continued instructions LDM/STM, Push/Pop for low interrupt latency
- Automatic processor state saving and restoration for low latency Interrupt Service Routine (ISR) entry and exit
- ARM architecture v7-M Style BE8/LE support
- ARMv6 unaligned accesses

Nested Vectored Interrupt Controller (NVIC) closely integrated with the processor core to achieve low latency interrupt processing:

- Interrupts, configurable from 1 to 16
- Bits of priority (4)
- Dynamic reprioritization of interrupts
- Priority grouping. This enables selection of preemptive interrupt levels and non-preemptive interrupt levels
- Support for tail-chaining and late arrival of interrupts. This enables back-to-back interrupt processing without the overhead of state saving and restoration between interrupts.
- Processor state automatically saved on interrupt entry, and restored on interrupt exit, with no instruction overhead

Bus interfaces

- Advanced High-performance Bus-Lite (AHB-Lite) interfaces: ICode, DCode, and System bus interface
- · Memory access alignment
- · Write buffer for buffering of write data

User's Manual 221 Rev. 1.3, 2017-06-27



9.2 Introduction

The ARM Cortex-M3 processor is a leading 32-bit processor and provides a high-performance and cost-optimized platform for a broad range of applications including microcontrollers, automotive body systems and industrial control systems. Like the other Cortex family processors, the Cortex-M3 processor implements the Thumb[®]-2 instruction set architecture. With the optimized feature set the Cortex-M3 delivers 32-bit performance in an application space that is usually associated with 8- and 16-bit microcontrollers.

9.2.1 Block Diagram

Figure 41 shows the functional blocks of the Cortex-M3.




Figure 41 Cortex-M3 Block Diagram

9.3 Functional Description



9.3.1 Registers

The processor has the following 32-bit registers:

- 13 general-purpose registers, R0-R12
- Stack pointer (SP), R13 alias of banked registers, SP_process and SP_main
- Link register (LR), R14
- Program counter (PC), R15
- Special-purpose program status registers (xPSR)




Figure 42 Processor Register Set

9.3.1.1 General-Purpose Registers

The general-purpose registers R0-R12 have no special architecturally-defined uses. Most instructions that can specify a general-purpose register can specify R0-R12.

Low Registers

Registers R0-R7 are accessible by all instructions that specify a general-purpose register.

High Registers

Registers R8-R12 are accessible by all 32-bit instructions that specify a general-purpose register.

Registers R8-R12 are not accessible by all 16-bit instructions.

Registers R13, R14, and R15 have the following special functions:

Stack Pointer

Register R13 is used as Stack Pointer (SP).

Link Register

Register R14 is the subroutine Link Register (LR).

Program counter

Register R15 is the Program Counter (PC).



9.3.1.2 Special-Purpose Program Status Registers (xPSR)

Processor status at the system level breaks down into three categories:

- Application PSR
- Interrupt PSR
- Execution PSR

They can be accessed as individual registers, a combination of any two from three, or a combination of all three using the Move to Register from Status (MRS) and MSR instructions.



9.4 Summary of Processor Registers

The processor has the following 32-bit registers that control functionality:

Table 45 Register Address Space for Processor Registers

Module	Base Address	End Address	Note
CPU	E000E000 _H	E000EFFF _H	ARM Cortex-M3 Core SCS (System Control Space), Systick, NVICProcessor Registers

Table 46 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value
Summary of Processor	Registers		
ICT	Interrupt Controller Type Register	004 _H	0000 0000 _H
SYSTICK_CS	SysTick Control and Status Register	010 _H	0000 0000 _H
SYSTICK_RL	SysTick Reload Value Register	014 _H	00XX XXXX _H
SYSTICK_CUR	SysTick Current Value Register	018 _H	00XX XXXX _H
SYSTICK_CAL	SysTick Calibration Value Register	01C _H	XX00 0000 XXXX XXXX XXXX XXXX XXXX XXXX _B
NVIC_ISER0	Interrupt Set-Enable	100 _H	0000 0000 _H
NVIC_IPR0	Interrupt Priority	400 _H	0000 0000 _H
NVIC_IPR1	Interrupt Priority	404 _H	0000 0000 _H
NVIC_IPR2	Interrupt Priority	408 _H	0000 0000 _H
NVIC_IPR3	Interrupt Priority	40C _H	0000 0000 _H
NVIC_ICER0	Interrupt Clear-Enable	180 _H	0000 0000 _H
NVIC_ISPR0	Interrupt Set-Pending	200 _H	0000 0000 _H
SHPR2	System Handler Priority Register 2	21C _H	0000 0000 _H
NVIC_ICPR0	Interrupt Clear-Pending	280 _H	0000 0000 _H
NVIC_IABR0	Active Bit Register	300 _H	0000 0000 _H
CPUID	CPU ID Base Register	D00 _H	412F C231 _H
ICSR	Interrupt Control State Register	D04 _H	0000 0000 _H
VTOR	Vector Table Offset Register	D08 _H	0000 0000 _H
AIRCR	Application Interrupt/Reset Control Register	D0C _H	0000 0000 _H
SCR	System Control Register	D10 _H	0000 0000 _H
CCR	Configuration Control Register	D14 _H	0000 0200 _H
SHPR1	System Handler Priority Register 1	D18 _H	0000 0000 _H
SHPR3	System Handler Priority Register 3	D20 _H	0000 0000 _H
SHCSR	System Handler Control and State Register	D24 _H	0000 0000 _H
CFSR	Configurable Fault Status Register	D28 _H	0000 0000 _H
HFSR	Hard Fault Status Register	D2C _H	0000 0000 _H
DFSR	Debug Fault Status Register	D30 _H	0000 0000 _H



Table 46 Register Overview (cont'd)

Register Short Name	Register Long Name	Offset Address	Reset Value
MMFAR	MemManage Fault Status Register	D34 _H	XXXX XXXX _H
BFAR	Bus Fault Status Register	D38 _H	XXXX XXXX _H
AFSR	Auxiliary Fault Status Register	D3C _H	0000 0000 _H

The registers are addressed wordwise.

Interrupt Controller Type Register

ICT Interru	Interrupt Controller Type						Off 00	set 4 _H						Value 0000 _H
31														16
	1	1	1	1	ı	1	RE	ES		ı	ı	1	1	
15							ľ	•	5	4				0
	1	1		1	RES	1					INT	LINESI	NUM	
					r							r		

Bits	Type	Description	
31:5	r	Reserved	
4:0	r	Interrupt Lines Total number of interrupt lines in groups of 32: $00000_{\rm B} \ 0 \ {\rm to} \ 32^{1)}$ $00001_{\rm B} \ 33 \ {\rm to} \ 64$ $00010_{\rm B} \ 65 \ {\rm to} \ 95$ $00011_{\rm B} \ 97 \ {\rm to} \ 128$ $00100_{\rm B} \ 129 \ {\rm to} \ 160$ $00101_{\rm B} \ 161 \ {\rm to} \ 192$ $00110_{\rm B} \ 193 \ {\rm to} \ 224$	
	31:5	31:5 r	31:5 r Reserved 4:0 r Interrupt Lines Total number of interrupt lines in groups of 32: 00000 _B 0 to 32 ¹⁾ 00001 _B 33 to 64 00010 _B 65 to 95 00011 _B 97 to 128 00100 _B 129 to 160 00101 _B 161 to 192

¹⁾ The processor only supports between 1 and 240 interrupts.



SysTick Control and Status Register

SYSTIC			d Statı	ıs				set 0 _H							Value 0000 _H
31	1		_			I								17	16
	1		1			ı	RES			1		ı		ı	COUN TFLA G
							r								rw
15												3	2	1	0
	ı	ı	1	ı	1	RES	I		I	1	ı	ı	CLKS OURC E	TICK INT	ENAB LE
						r							rw	rw	rw

Field	Bits	Туре	Description
RES	31:17	r	Reserved
COUNTFLAG	16	rw	Count Flag Returns 1 if timer counted to 0 since last time this was read. Clears on read by application of any part of the SysTick Control and Status Register. If read by the debugger using the SWD, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read.
RES	15:3	r	Reserved
CLKSOURCE	2	rw	CLK Source If no reference clock is provided, it is held at 1 and gives the same time as the core clock. The core clock must be at least 2.5 times faster than the reference clock. If it is not, the count values are unpredictable. $0_{\rm B}$ external reference clock (STCLK: 4:1 from $f_{\rm sys}$) $1_{\rm B}$ core clock (HCLK)
TICKINT	1	rw	TICKINT 0 _B counting down to 0 does not pend the SysTick handler. Software can use the COUNTFLAG to determine if ever counted to 0. 1 _B counting down to 0 pends the SysTick handler.
ENABLE	0	rw	Enable 0 _B counter disabled. 1 _B counter operates in a multi-shot way. That is, counter loads with the Reload value and then begins counting down. On reaching 0, it sets the COUNTFLAG to 1 and optionally pends the SysTick handler, based on TICKINT. It then loads the Reload value again, and begins counting.



SysTick Reload Value Register

	SYSTICK_RL SysTick Reload Value							fset 14 _H						et Value
31	ı	1	T	T			24	23	Ţ	ı	ı	1	ı	16
			I	RES						RE	LOAD			
15	İ	1	İ	r	1	İ	1		1	<u>I</u>	rw	ı	l	0
	1	ı	ı	ı	ı	ı	REL	LOAD	1	ı	1	1	1	
	•	•	•	•	•	•		rw .			•	•	•	

Field	Bits	Туре	Description
RES	31:24	r	Reserved
RELOAD	23:0	rw	Reload Value to load into the SysTick Current Value Register when the counter reaches 0.



SysTick Current Value Registers

	CK_CUR k Current Va				set 8 _H					et Value XXXX _H	
31	I	ı ı	1	ı	24	23	- I	1 1	ı	1	16
		RES						CURRE	NT		
15		r	1			I	<u> </u>	rwc	I	I	0
	ı		ı	1	CURI	RENT	1		1	ı	
			<u> </u>	•	rv	vc	•		•	<u> </u>	

Field	Bits	Type	Description
RES	31:24	r	Reserved
CURRENT	23:0	rwc	Current Current value at the time the register is accessed. No read-modify-write protection is provided, so change with care. This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.



SysTick Calibration Value Registers

	CK_CA		ı Value					fset C _H		XX00 000	x xxxx	Reset Value X XXXX XXXX XXXX _B			
31	30	29	1	T	T	T	24	23	1	T	Γ	T	T	T	16
NORE F	SKEW		1	R	ES	ı	ı			ı	TEI	NMS	1	ı	
r	r				r				•			r			
15	1 1		T	1	ı		1	ı					1	T	0
	1 1	ı	1	ı	ı	1	TEN	NMS			ı		ı	I	I

Field	Bits	Type	Description
NOREF	31	r	No Reference Clock 0 _B n.u. 1 _B the reference clock is not provided
SKEW	30	r	Skew 0 _B n.u. 1 _B the calibration value is not exactly 10 ms because of clock frequency. This could affect its suitability as a software real time clock.
RES	29:24	r	Reserved
TENMS	23:0	r	Tenms This value is the Reload value to use for 10ms timing. Depending on the value of SKEW, this might be exactly 10ms or might be the closest value. If this reads as 0, then the calibration value is not known. This is probably because the reference clock is an unknown input from the system or scalable dynamically.

Interrupt Set-Enable Registers

NVIC_ISER0	Offset	Reset Value
Interrupt Set-Enable	100 _H	0000 0000 _H



31	Т	ı	T	Г	Ι	Γ	ı	T	Ι	T	ı		Т		16
							RI	ES							
	1	L	l		L	ı	L	l	L	l	L	L	L	L	
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Int_ DMA	Int_ BDRV	Int_ EXIN T1	Int_ EXIN T0	Int_ UART 2	Int_ UART 1	Int_ SSC2	Int_ SSC1	Int_ CCU6 SR3	Int_ CCU6 SR2	Int_ CCU6 SR1	Int_ CCU6 SR0	Int_ ADC1	Int_ ADC2	Int_ GPT2	Int_ GPT1
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
RES	31:16	r	Reserved
Int_DMA	15	rw	Interrupt Set for DMA 0 _B DISABLED no effect on write 1 _B ENABLE enables the associated interrupt
Int_BDRV	14	rw	Interrupt Set for Bridge Driver 0 _B DISABLED no effect on write 1 _B ENABLE enables the associated interrupt
Int_EXINT1	13	rw	Interrupt Set for External Int 1 0 _B DISABLED no effect on write 1 _B ENABLE enables the associated interrupt
Int_EXINT0	12	rw	Interrupt Set for External Int 0 0 _B DISABLED no effect on write 1 _B ENABLE enables the associated interrupt
Int_UART2	11	rw	Interrupt Set for UART2 0 _B DISABLED no effect on write 1 _B ENABLE enables the associated interrupt
Int_UART1	10	rw	Interrupt Set for UART1 0 _B DISABLED no effect on write 1 _B ENABLE enables the associated interrupt
Int_SSC2	9	rw	Interrupt Set for SSC2 0 _B DISABLED no effect on write 1 _B ENABLE enables the associated interrupt
Int_SSC1	8	rw	Interrupt Set for SSC1 0 _B DISABLED no effect on write 1 _B ENABLE enables the associated interrupt
Int_CCU6SR3	7	rw	Interrupt Set for CCU6 SR3 0 _B DISABLED no effect on write 1 _B ENABLE enables the associated interrupt
Int_CCU6SR2	6	rw	Interrupt Set for CCU6 SR2 0 _B DISABLED no effect on write 1 _B ENABLE enables the associated interrupt



Field	Bits	Туре	Description
Int_CCU6SR1	5	rw	Interrupt Set for CCU6 SR1 0 _B DISABLED no effect on write 1 _B ENABLE enables the associated interrupt
Int_CCU6SR0	4	rw	Interrupt Set for CCU6 SR0 0 _B DISABLED no effect on write 1 _B ENABLE enables the associated interrupt
Int_ADC1	3	rw	Interrupt Set for ADC1 0 _B DISABLED no effect on write 1 _B ENABLE enables the associated interrupt
Int_ADC2	2	rw	Interrupt Set for MU, ADC2 0 _B DISABLED no effect on write 1 _B ENABLE enables the associated interrupt
Int_GPT2	1	rw	Interrupt Set for GPT2 0 _B DISABLED no effect on write 1 _B ENABLE enables the associated interrupt
Int_GPT1	0	rw	Interrupt Set for GPT1 0 _B DISABLED no effect on write 1 _B ENABLE enables the associated interrupt

Interrupt Clear-Enable Registers

NVIC_ Interru	ICER0 ipt Clea	ar-Enal	ble					fset 80 _H							Value 0000 _H
31	1	Г	Γ	T	ı	Г	ı	T	ı	I	ı		T		16
							RI	ES							
	1	<u> </u>	<u> </u>	I	I	<u> </u>		r	l	I			I		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Int_ DMA	Int_ BDRV	Int_ EXIN T1	Int_ EXIN T0	Int_ UART 2	Int_ UART 1	Int_ SSC2	Int_ SSC1	Int_ CCU6 SR3	Int_ CCU6 SR2	Int_ CCU6 SR1	Int_ CCŪ6 SR0	Int_ ADC1	Int_ ADC2	Int_ GPT2	Int_ GPT1
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
RES	31:16	r	Reserved
Int_DMA	15	rw	Interrupt Clear for DMA 0 _B DISABLE on reads the associated interrupt is disabled, no effect on write 1 _B ENABLE on reads the associated interrupt is enabled, on writes the associated interrupt is disabled



Field	Bits	Туре	Description
Int_BDRV	14	rw	Interrupt Clear for Bridge Driver 0 _B DISABLE on reads the associated interrupt is disabled, no effect on write 1 _B ENABLE on reads the associated interrupt is enabled, on writes the associated interrupt is disabled
Int_EXINT1	13	rw	Interrupt Clear for External Int 1 0 _B DISABLE on reads the associated interrupt is disabled, no effect on write 1 _B ENABLE on reads the associated interrupt is enabled, on writes the associated interrupt is disabled
Int_EXINT0	12	rw	Interrupt Clear for External Int 0 0 _B DISABLE on reads the associated interrupt is disabled, no effect on write 1 _B ENABLE on reads the associated interrupt is enabled, on writes the associated interrupt is disabled
Int_UART2	11	rw	Interrupt Clear for UART2 0 _B DISABLE on reads the associated interrupt is disabled, no effect on write 1 _B ENABLE on reads the associated interrupt is enabled, on writes the associated interrupt is disabled
Int_UART1	10	rw	Interrupt Clear for UART1 0 _B DISABLE on reads the associated interrupt is disabled, no effect on write 1 _B ENABLE on reads the associated interrupt is enabled, on writes the associated interrupt is disabled
Int_SSC2	9	rw	Interrupt Clear for SSC2 0 _B DISABLE on reads the associated interrupt is disabled, no effect on write 1 _B ENABLE on reads the associated interrupt is enabled, on writes the associated interrupt is disabled
Int_SSC1	8	rw	Interrupt Clear for SSC1 0 _B DISABLE on reads the associated interrupt is disabled, no effect on write 1 _B ENABLE on reads the associated interrupt is enabled, on writes the associated interrupt is disabled
Int_CCU6SR3	7	rw	Interrupt Clear for CCU6 SR3 0 _B DISABLE on reads the associated interrupt is disabled, no effect on write 1 _B ENABLE on reads the associated interrupt is enabled, on writes the associated interrupt is disabled
Int_CCU6SR2	6	rw	Interrupt Clear for CCU6 SR2 0 _B DISABLE on reads the associated interrupt is disabled, no effect on write 1 _B ENABLE on reads the associated interrupt is enabled, on writes the associated interrupt is disabled



Field	Bits	Туре	Description						
Int_CCU6SR1	5	rw	Interrupt Clear for CCU6 SR1 0 _B DISABLE on reads the associated interrupt is disabled, no effect on write 1 _B ENABLE on reads the associated interrupt is enabled, on writes the associated interrupt is disabled						
Int_CCU6SR0	4	rw	Interrupt Clear for CCU6 SR0 0 _B DISABLE on reads the associated interrupt is disabled, no effect on write 1 _B ENABLE on reads the associated interrupt is enabled, on writes the associated interrupt is disabled						
Int_ADC1	3	rw	Interrupt Clear for ADC1 0 _B DISABLE on reads the associated interrupt is disabled, no effect on write 1 _B ENABLE on reads the associated interrupt is enabled, on writes the associated interrupt is disabled						
Int_ADC2	2	rw	Interrupt Clear for MU, ADC2 0 _B DISABLE on reads the associated interrupt is disabled, no effect on write 1 _B ENABLE on reads the associated interrupt is enabled, on writes the associated interrupt is disabled						
Int_GPT2	1	rw	Interrupt Clear for GPT2 0 _B DISABLE on reads the associated interrupt is disabled, no effect on write 1 _B ENABLE on reads the associated interrupt is enabled, on writes the associated interrupt is disabled						
Int_GPT1	0	rw	Interrupt Clear for GPT1 0 _B DISABLE on reads the associated interrupt is disabled, no effect on write 1 _B ENABLE on reads the associated interrupt is enabled, on writes the associated interrupt is disabled						

Interrupt Set-Pending Registers

NVIC_ISPR0	Offset	Reset Value
Interrupt Set-Pending	200 _H	0000 0000 _H



31		I	T		1					I	I				16
							DI	ES							
	ı	ı	ı	1	ı	ı	,	_	ı	ı	ı	ı	1	ı	1
						•		r					•		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Int_ DMA	Int_ BDRV	Int_ EXIN T1	Int_ EXIN T0	Int_ UART 2	Int_ UART 1	Int_ SSC2	Int_ SSC1	Int_ CCU6 SR3	Int_ CCU6 SR2	Int_ CCU6 SR1	Int_ CCU6 SR0	Int_ ADC1	Int_ ADC2	Int_ GPT2	Int_ GPT1
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
RES	31:16	r	Reserved
Int_DMA	15	rw	Interrupt Set Pending for DMA 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending the associated interrupt is pending
Int_BDRV	14	rw	Interrupt Set Pending for Bridge Driver 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending the associated interrupt is pending
Int_EXINT1	13	rw	Interrupt Set Pending for External Int 1 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending the associated interrupt is pending
Int_EXINT0	12	rw	Interrupt Set Pending for External Int 0 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending the associated interrupt is pending
Int_UART2	11	rw	Interrupt Set Pending for UART2 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending the associated interrupt is pending
Int_UART1	10	rw	Interrupt Set Pending for UART1 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending the associated interrupt is pending
Int_SSC2	9	rw	Interrupt Set Pending for SSC2 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending the associated interrupt is pending
Int_SSC1	8	rw	Interrupt Set Pending for SSC1 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending the associated interrupt is pending



Field	Bits	Туре	Description
Int_CCU6SR3	7	rw	Interrupt Set Pending for CCU6 SR3 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending the associated interrupt is pending
Int_CCU6SR2	6	rw	Interrupt Set Pending for CCU6 SR2 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending the associated interrupt is pending
Int_CCU6SR1	5	rw	Interrupt Set Pending for CCU6 SR1 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending the associated interrupt is pending
Int_CCU6SR0	4	rw	Interrupt Set Pending for CCU6 SR0 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending the associated interrupt is pending
Int_ADC1	3	rw	Interrupt Set Pending for ADC1 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending the associated interrupt is pending
Int_ADC2	2	rw	Interrupt Set Pending for MU, ADC2 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending the associated interrupt is pending
Int_GPT2	1	rw	Interrupt Set Pending for GPT2 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending the associated interrupt is pending
Int_GPT1	0	rw	Interrupt Set Pending for GPT1 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending the associated interrupt is pending

Interrupt Clear-Pending Registers

NVIC_ICPR0	Offset	Reset Value
Interrupt Clear-Pending	280 _H	0000 0000 _H



31	T	ı	Ι	Т	Ι	Ι	ı	Т		Ι	ı		Т	Ι	16
							RI	ES							
		ı	l		<u> </u>	ı	l			l .	ı	<u> </u>	l	l	
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Int_ DMA	Int_ BDRV	Int_ EXIN T1	Int_ EXIN T0	Int_ UART 2	Int_ UART 1	Int_ SSC2	Int_ SSC1	Int_ CCU6 SR3	Int_ CCU6 SR2	Int_ CCU6 SR1	Int_ CCU6 SR0	Int_ ADC1	Int_ ADC2	Int_ GPT2	Int_ GPT1
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
RES	31:16	r	Reserved
Int_DMA	15	rw	Interrupt Clear Pending for DMA 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending on reads the associated interrupt is pending, on writes the status of the associated interrupt is changed to not pending
Int_BDRV	14	rw	Interrupt Clear Pending for Bridge Driver 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending on reads the associated interrupt is pending, on writes the status of the associated interrupt is changed to not pending
Int_EXINT1	13	rw	Interrupt Clear Pending for External Int 1 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending on reads the associated interrupt is pending, on writes the status of the associated interrupt is changed to not pending
Int_EXINT0	12	rw	Interrupt Clear Pending for External Int 0 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending on reads the associated interrupt is pending, on writes the status of the associated interrupt is changed to not pending
Int_UART2	11	rw	Interrupt Clear Pending for UART2 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending on reads the associated interrupt is pending, on writes the status of the associated interrupt is changed to not pending
Int_UART1	10	rw	Interrupt Clear Pending for UART1 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending on reads the associated interrupt is pending, on writes the status of the associated interrupt is changed to not pending



Field	Bits	Type	Description
Int_SSC2	9	rw	Interrupt Clear Pending for SSC2 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending on reads the associated interrupt is pending, on writes the status of the associated interrupt is changed to not pending
Int_SSC1	8	rw	Interrupt Clear Pending for SSC1 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending on reads the associated interrupt is pending, on writes the status of the associated interrupt is changed to not pending
Int_CCU6SR3	7	rw	Interrupt Clear Pending for CCU6 SR3 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending on reads the associated interrupt is pending, on writes the status of the associated interrupt is changed to not pending
Int_CCU6SR2	6	rw	Interrupt Clear Pending for CCU6 SR2 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending on reads the associated interrupt is pending, on writes the status of the associated interrupt is changed to not pending
Int_CCU6SR1	5	rw	Interrupt Clear Pending for CCU6 SR1 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending on reads the associated interrupt is pending, on writes the status of the associated interrupt is changed to not pending
Int_CCU6SR0	4	rw	Interrupt Clear Pending for CCU6 SR0 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending on reads the associated interrupt is pending, on writes the status of the associated interrupt is changed to not pending
Int_ADC1	3	rw	Interrupt Clear Pending for ADC1 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending on reads the associated interrupt is pending, on writes the status of the associated interrupt is changed to not pending
Int_ADC2	2	rw	Interrupt Clear Pending for MU, ADC2 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending on reads the associated interrupt is pending, on writes the status of the associated interrupt is changed to not pending
Int_GPT2	1	rw	Interrupt Clear Pending for GPT2 0 _B Not Pending on reads the associated interrupt is not pending, no effect on writes 1 _B Pending on reads the associated interrupt is pending, on writes the status of the associated interrupt is changed to not pending



Field	Bits	Туре	Description
Int_GPT1	0	rw	Interrupt Clear Pending for GPT1
			Not Pending on reads the associated interrupt is not pending, no effect on writes
			1 _B Pending on reads the associated interrupt is pending, on writes the status of the associated interrupt is changed to not pending

Active Bit Register

_	IABR0 Bit Re	gister	Interru	pt Acti	ve Fla	gs		fset 10 _H							Value 0000 _H
31	ı		I	ı	I	Ι	I	Ι	I				I		16
							RI	ES							
	1		<u> </u>	I	<u> </u>	1	I	r	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	
15	14	13	12	11	10	9	. 8	7	6	5	4	3	2	1	0
Int_ DMA	Int_ BDRV	Int_ EXIN T1	Int_ EXIN T0	Int_ UART 2	Int_ UART 1	Int_ SSC2	Int_ SSC1	Int_ CCU6 SR3	Int_ CCU6 SR2	Int_ CCU6 SR1	Int_ CCU6 SR0	Int_ ADC1	Int_ ADC2	Int_ GPT2	Int_ GPT1
r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
RES	31:16	r	Reserved
Int_DMA	15	r	Interrupt Active for DMA 0 _B DISABLE disables interrupt for read operation, no effect for write operation 1 _B ENABLE enables interrupt for read and write operation
Int_BDRV	14	r	Interrupt Active for Bridge Driver 0 _B DISABLE disables interrupt for read operation, no effect for write operation 1 _B ENABLE enables interrupt for read and write operation
Int_EXINT1	13	r	Interrupt Active for External Int 1 0 _B DISABLE disables interrupt for read operation, no effect for write operation 1 _B ENABLE enables interrupt for read and write operation
Int_EXINT0	12	r	Interrupt Active for External Int 0 0 _B DISABLE disables interrupt for read operation, no effect for write operation 1 _B ENABLE enables interrupt for read and write operation



Field	Bits	Туре	Description
Int_UART2	11	r	Interrupt Active for UART2 0 _B DISABLE disables interrupt for read operation, no effect for write operation 1 _B ENABLE enables interrupt for read and write operation
Int_UART1	10	r	Interrupt Active for UART1 0 _B DISABLE disables interrupt for read operation, no effect for write operation 1 _B ENABLE enables interrupt for read and write operation
Int_SSC2	9	r	Interrupt Active for SSC2 0 _B DISABLE disables interrupt for read operation, no effect for write operation 1 _B ENABLE enables interrupt for read and write operation
Int_SSC1	8	r	Interrupt Active for SSC1 0 _B DISABLE disables interrupt for read operation, no effect for write operation 1 _B ENABLE enables interrupt for read and write operation
Int_CCU6SR3	7	r	Interrupt Active for CCU6 SR3 0 _B DISABLE disables interrupt for read operation, no effect for write operation 1 _B ENABLE enables interrupt for read and write operation
Int_CCU6SR2	6	r	Interrupt Active for CCU6 SR2 0 _B DISABLE disables interrupt for read operation, no effect for write operation 1 _B ENABLE enables interrupt for read and write operation
Int_CCU6SR1	5	r	Interrupt Active for CCU6 SR1 0 _B DISABLE disables interrupt for read operation, no effect for write operation 1 _B ENABLE enables interrupt for read and write operation
Int_CCU6SR0	4	r	Interrupt Active for CCU6 SR0 0 _B DISABLE disables interrupt for read operation, no effect for write operation 1 _B ENABLE enables interrupt for read and write operation
Int_ADC1	3	r	Interrupt Active for ADC1 0 _B DISABLE disables interrupt for read operation, no effect for write operation 1 _B ENABLE enables interrupt for read and write operation
Int_ADC2	2	r	Interrupt Active for MU, ADC2 0 _B DISABLE disables interrupt for read operation, no effect for write operation 1 _B ENABLE enables interrupt for read and write operation
Int_GPT2	1	r	Interrupt Active for GPT2 0 _B DISABLE disables interrupt for read operation, no effect for write operation 1 _B ENABLE enables interrupt for read and write operation



Field	Bits	Type	Description			
Int_GPT1	0	r	Interrupt Active for GPT1 0 _B DISABLE disables interrupt for read operation, no effect for write operation 1 _B ENABLE enables interrupt for read and write operation			

Interrupt Priority Registers

For the Interrupt Priority Registers, only the upper nibble of each priority bytes is significant.

NVIC_I Interru	IPR0 pt Priority	Offset 400 _H						Reset 0000	Value 0000 _H	
31	I I			24	23		 			16
		PRI_ADC1					PRI_A	DC2		
	<u> </u>	rw					 rv	<i>y</i>		
15				8	7					0
		PRI_GPT2		I			PRI_G	SPT1		
	•	rw					 rv	/		


Field	Bits	Type	Description
PRI_ADC1	31:24	rw	Priority for ADC1
PRI_ADC2	23:16	rw	Priority for MU, ADC2
PRI_GPT2	15:8	rw	Priority for GPT2
PRI_GPT1	7:0	rw	Priority for GPT1

Interrupt Priority Registers

For the Interrupt Priority Registers, only the upper nibble of each priority bytes is significant.

NVIC_IPR1	Offset	Reset Value
Interrupt Priority	404 _H	0000 0000 _H





Field	Bits	Туре	Description
PRI_CCU6SR3	31:24	rw	Priority for CCU6 SR3
PRI_CCU6SR2	23:16	rw	Priority for CCU6 SR2
PRI_CCU6SR1	15:8	rw	Priority for CCU6 SR1
PRI_CCU6SR0	7:0	rw	Priority for CCU6 SR0

Interrupt Priority Registers

For the Interrupt Priority Registers, only the upper nibble of each priority bytes is significant.

NVIC_IPR				fset 18 _H		Reset Value 0000 0000 _H		
31	ı	Т	Т	24	23	ı	1 1	16
		PRI_UART2					PRI_UART1	
45	I	rw	1		7	<u> </u>	rw	
15	1	T	Т	8	7	ı	1 1	0
		PRI_SSC2					PRI_SSC1	
		rw		I		L	rw	

Field	Bits	Туре	Description
PRI_UART2	31:24	rw	Priority for UART2
PRI_UART1	23:16	rw	Priority for UART1
PRI_SSC2	15:8	rw	Priority for SSC2
PRI_SSC1	7:0	rw	Priority for SSC1



Interrupt Priority Registers

For the Interrupt Priority Registers, only the upper nibble of each priority bytes is significant.

NVIC_IPR3 Interrupt P			fset)C _H		Reset Value 0000 0000 _H	
31		24	23	T.	- I - I - I -	16
	PRI_DMA				PRI_BDRV	
15	rw	8	7	1	rw	0
'	PRI_EXINT1	1	'	I	PRI_EXINT0	1 1
	rw	l l	<u> </u>	<u> </u>	rw	1

Field	Bits	Type	Description
PRI_DMA	31:24	rw	Priority for DMA
PRI_BDRV	23:16	rw	Priority for Bridge Driver
PRI_EXINT1	15:8	rw	Priority for Ext. Int 1
PRI_EXINT0	7:0	rw	Priority for Ext. Int 0



CPU ID Base Register

CPUID CPU ID Base Register								fset)0 _H						Reset 412F (Value C231 _H
31	T	I	T	I	T	1	24	23	I	Т	20	19	ı	Т	16
		I	MPLEN	MENTE	ER .				VAR	IANT		Al	RCHITE	CTUR	E
	1	I		r	1	1	I		l .	r	l .		r		
15	1	I	1	ı	1	T	1	T	ı	T	4	3		T	0
		ı	1	ı	PAF	RTNO	I	I	ı	1	ı		REVIS	SION	
			•	•		r		•					r		

Field	Bits	Туре	Description
IMPLEMENTER	31:24	r	Implementer Code Assigned by ARM. Read as 41 _H for a processor implemented by ARM.
VARIANT	23:20	r	Variant Number Implementation defined.
ARCHITECTURE	19:16	r	Architecture Read as F _H .
PARTNO	15:4	r	Part Number Implementation defined.
REVISION	3:0	r	Revision Number Implementation defined.



Interrupt Control State Register

ICSR Interru	ıpt Cor	ntrol S	tate Re	gister				fset 04 _H							Value 0000 _H
31	30	29	28	27	26	25	24	23	22	21	20				16
NMIP ENDS ET	RI	ES		PEND SVCL R			RES	ISRP REEM PT	ISRP ENDI NG	RES		VEC	TPENI	DING	
rw		r	rw	w	rw	W	r	r	r	r	ı	1	r	1	
15			12	11	10	9	8								0
V	/ECTPI	ENDIN	G	RETT OBAS E	RI	ES		1	I	VE	CTACT	IVE	1	1	1
<u> </u>		r	•	r		r					r	•	•	•	<u>. </u>

Field	Bits	Type	Description						
NMIPENDSET	31	rw	NMI PendSet On writes, makes the NMI exception active. On reads, indicates the state of the exception. Note: Because NMI is higher priority than other exceptions, if the processor is not already executing the NMI handler, it enters the NMI exception handler as soon as it recognizes the write to this bit. O _B on writes, has no effect. On reads, NMI is active.						
RES	30:29	r	1 _B on writes, make the NMI exception active. On reads, NMI is active. Reserved						
PENDSVSET	28	rw	PENDSVSET On writes, sets the PendSV exception as pending. On reads, indicates the current state of the exception. Note: Normally, software writes 1 to this bit to request a context switch. O _B on writes, has no effect. On reads, PendSV is not pending. 1 _B on writes, make PendSV exception pending. On reads, PendSV is pending.						
PENDSVCLR	27	w	PENDSVCLR Removes the pending status of the PendSV exception 0 _B no effect 1 _B remove pending status						
PENDSTSET	26	rw	PENDSTSET On writes, sets the SysTick exception as pending. On reads, indicates the current state of the exception. O _B on writes, has no effect. On reads, SysTick is not pending. 1 _B on writes, make SysTick exception pending. On reads, SysTick is pending.						



Field	Bits	Туре	Description
PENDSTCLR	25	W	PENDSTCLR Removes the pending status of the SysTick exception. 0 _B no effect 1 _B remove pending status
RES	24	r	Reserved
ISRPREEMPT	23	r	ISRPREEMPT Indicates whether a pending exception will be serviced on exit from debug halt state. 0 _B will not service 1 _B will service a pending exception
ISRPENDING	22	r	ISRPENDING Indicates whether an external interrupt, generated by the NVIC, is pending. 0 _B no external interrupt is pending 1 _B external interrupt is pending
RES	21	r	Reserved
VECTPENDIN G	20:12	r	VECTPENDING The exception number for the highest priority pending exception. A value of 0 indicates that there is no pending exception. 0 _B no pending exceptions
RETTOBASE	11	Г	RETTOBASE In Handler Mode, indicates whether there is an active exception other than the exception indicated by the current value of the ISPR. Note: In Thread Mode the value of this bit is unknown. O _B There is an active exception other than the exception shown by IPSR. 1 _B There is no active exception other than any exception shown by IPSR.
RES	10:9	r	Reserved
VECTACTIVE	8:0	r	VECTACTIVE The exception number of the current executing exception. A value of 0 indicates that the processor is in Thread Mode. 0 _B Thread Mode



Vector Table Offset Register

VTOR Vector								Offset D08 _H						Value 0000 _H
31														16
	1	1	ı	I	ı	ı	т	BLOFF		I I	ı	ı	ı	1
45			·			·	·	rw			·			0
15	T	1	1	ı	1	1	ı	/	6	ı	T	T	T	0
				TBLO	FF						RES			
				rw				1	<u> </u>	I	r	1		

Field	Bits	Type	Description
TBLOFF	31:7	rw	Vector Table Offset
			Bits[31:7] of the vector table address.
RES	6:0	r	Reserved



Application Interrupt/Reset Control Register

AIRCR Applica		nterrupt	/Rese	t Cont	rol Reg	jister		fset)C _H						Value 0000 _H
31		1	Г		1 1			1 1		I		ı	I	16
							VEC	TKEY						
		1			<u> </u>		r	w		<u> </u>	<u> </u>	1	<u> </u>	
15	14			11	10		8	7			3	2	1	0
ENDI ANNE SS		RES	S		PR	RIGRO	JP		RES			SYSR ESET REQ	VECT CLRA CTI*	VECT RESE T
r		r	'			rw		1	r			rw	W	w

Field	Bits	Туре	Description
VECTKEY	31:16	rw	Vector Key Register writes must write 05FA _H to this field, otherwise the write is ignored. On reads, returns FA05 _H .
ENDIANNESS	15	r	Memory System Endianness This bit is static or configured by hardware input on reset. 0 _B little endian 1 _B big endian
RES	14:11	r	Reserved
PRIGROUP	10:8	rw	Priority Grouping Indicates the binary point position. This bit resets to 000 _B
RES	7:3	r	Reserved
SYSRESETR EQ	2	rw	System Reset Request Writing 1 to this bit asserts a signal to the external system to request a Local reset. A Local or Power-on reset clears this bit to 0. 0 _B do not request a reset 1 _B request a reset
VECTCLRACT IVE	1	W	VECTCLRACTIVE Writing 1 to this bit clears all active state information for fixed and configurable exceptions. This includes clearing the IPSR to zero. Note: The effect of writing a 1 to this bit, if the processor is not halted in Debug state, is unpredictable.



Field	Bits	Туре	Description
VECTRESET	0	W	VECTRESET Writing 1 to this bit causes a local system reset. This bit self-clears.
			Note: The effect of writing a 1 to this bit, if the processor is not halted in Debug state, is unpredictable . When the processor is halted in Debug state, if a write to the register writes a 1 to both VECTRESET and SYSRESETREQ, the behavior is unpredictable .



System Control Register

SCR System	n Cont	rol Re	gister					fset 10 _H							Value 0000 _H
31	T	T	ı	T	Ī	Ţ	ı	Ţ	1 1		1 1		T	ı	16
							R	ES							
	<u> </u>	I	1	1	<u> </u>	1	1	r					I		
15										5	4	3	2	1	0
		1	1		RES	1	1	1			SEVO NPEN D	RES	SLEE PDEE P	SLEE PONE XIT	RES
					r						rw	r	rw	rw	r

Field	Bits	Туре	Description
RES	31:5	r	Reserved
SEVONPEND	4	rw	SEVONPEND Determines whether an interrupt transition from inactive state to pending state is a wake-up event. 0 _B transitions from inactive to pending are not wake-up events 1 _B transitions from inactive to pending are wake-up events
RES	3	r	Reserved
SLEEPDEEP	2	rw	Sleep Deep Provides a qualifying hint that waking from sleep might take longer. An implementation can use this bit to select between two alternative sleep states. Note: Details of the implemented sleep states, if any, and details of the use of this bit, are implementation defined. If the processor does not implement a deep sleep state then this bit can be RAZ/WI. O _B selected sleep state is not deep sleep 1 _B selected sleep state is deep sleep
SLEEPONEXI T	1	rw	Sleep on Exit Determines whether, on an exit from an ISR that returns to the base level of execution priority, the processor enters a sleep state. 0_B do not enter sleep state 1_B enter sleep state
RES	0	r	Reserved



Configuration Control Register

CCR Config	guratio	n Conti	rol Re	gister			Off D1								Value 0200 _H
31	Т	ı	I	1	I	T	1 1		ı		T	Ι	ı	T	16
							RE	S							
	1	1	İ	1	l	1	r	•	I .	<u> </u>	1	İ.	I	I	
15					10	9	8	7		5	4	3	2	1	0
		RE	E S				BFHF MIGN		RES		DIV_ 0_TR P	UNAL IGN_ TRP	RES	USER SETM PEND	
·		1	r			rw	rw		r		rw	rw	r	rw	rw

Field	Bits	Type	Description
RES	31:10	r	Reserved
STKALIGN	9	rw	STKALIGN Determines whether the exception entry sequence guarantees 8-byte stack frame alignment, adjusting the SP if necessary before saving state 0 _B guaranteed SP alignment is 4-byte, no SP adjustment is performed. 1 _B 8-byte alignment guaranteed, SP adjusted if necessary.
BFHFMIGN	8	rw	BFHFMIGN Determines the effect of precise data access faults on handlers running at priority -1 or priority -2. 0 _B precise data access fault causes a lockup 1 _B handler ignores the fault
RES	7:5	r	Reserved
DIV_0_TRP	4	rw	DIV_0_TRP Controls the trap on divide by 0. 0 _B trapping disabled 1 _B trapping enabled
UNALIGN_TR P	3	rw	UNALIGN_TRP Controls the trapping of unaligned word or halfword accesses. Note: Unaligned load-store multiples and word or halfword exclusive accesses always fault. 0 _B trapping disabled
			1 _B trapping enabled
RES	2	r	Reserved



Field	Bits	Туре	Description
USERSETMP END	1	rw	USERSETMPEND Controls whether unprivileged software can access the STIR. 0 _B unprivileged software cannot access the STIR. 1 _B unprivileged software can access the STIR.
NONBASETH RDENA	0	rw	NONBASETHRDENA Controls whether the processor can enter Thread Mode at an execution priority level other than base level. O _B any attempt to enter Thread Mode at an execution priority level of other than base level faults. 1 _B the processor can enter Thread Mode at any execution priority level because of a controlled return value.

System Handler Priority Register 1

SHPR1 System	Handler Priority Register 1	Offs D18			Reset Value 0000 0000 _H
31	1 1 1	24	23	1 1 1	16
	PRI_7			PRI_6	
	rw	1 1	1 1	rw	l I
15	1 1 1	8	7	1 1	0
	PRI_5		1 1	PRI_4	
	rw			rw	

Field	Bits	Туре	Description
PRI_7	31:24	rw	Reserved for Priority of System Handler 7
PRI_6	23:16	rw	Priority of System Handler 6, UsageFault
PRI_5	15:8	rw	Priority of System Handler 5, BusFault
PRI_4	7:0	rw	Priority of System Handler 4, MemManage



System Handler Priority Register 2

SHPR2 System H	landler Priority Register 2		fset C _H			Reset Value 0000 0000 _H	
31	1 1 1	24	23	1 1		16	
	PRI_11				PRI_10		
15	rw	8	7		rw	0	
13	PRI_9			1 1	PRI_8	0	
	rw	1 1	1		rw		

Field	Bits	Type	Description
PRI_11	31:24	rw	Priority of System Handler 11, SVCall
PRI_10	23:16	rw	Reserved for Priority of System Handler 10
PRI_9	15:8	rw	Reserved for Priority of System Handler 9
PRI_8	7:0	rw	Reserved for Priority of System Handler 8



System Handler Priority Register 3

SHPR3 System H	landler Priority Register 3	Offs D20			Reset Value 0000 0000 _H
31	1 1 1 1	24	23	1 1 1	16
	PRI_15			PRI_14	
15	rw	8	7	rw	0
13	PRI_13			PRI_12	
	rw			rw	

Field	Bits	Type	Description
PRI_15	31:24	rw	Priority of System Handler 15, SysTick
PRI_14	23:16	rw	Priority of System Handler 14, PendSV
PRI_13	15:8	rw	Reserved for Priority of System Handler 13
PRI_12	7:0	rw	Priority of System Handler 12, DebugMonitor



System Handler Control and State Register

SHCSF Systen	_	ller Co	ntrol a	nd Sta	te Regi	ster		fset 24 _H			Reset Va 0000 00						
31												19	18	17	16		
\\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\		ı	ı	ı		RES	ı					1		BUSF AULT ENA			
						r							rw	rw	rw		
15	14	13	12	11	10	9	8	7	6		4	3	2	1	0		
	AULT	AULT			PEND SVAC T	RES		SVCA LLAC T		RES		USGF AULT ACT	RES		MEMF AULT ACT		
rw	rw	rw	rw	rw	rw	r	rw	rw		r		rw	r	rw	rw		

Field	Bits	Туре	Description
RES	31:19	r	Reserved
USGFAULTE NA	18	rw	USGFAULTENA 0 _B Disable UsageFault 1 _B Enable UsageFault
BUSFAULTEN A	17	rw	BUSFAULTENA 0 _B Disable BusFault 1 _B Enable BusFault
MEMFAULTE NA	16	rw	MEMFAULTENA 0 _B Disable MemManage fault 1 _B Enable MemManage fault
SVCALLPEND ED	15	rw	SVCALLPENDED ¹⁾ 0 _B SVCall is not pending 1 _B SVCall is pending
BUSFAULTPE NDED	14	rw	BUSFAULTPENDED ¹⁾ 0 _B BusFault is not pending 1 _B BusFault is pending
MEMFAULTP ENDED	13	rw	MEMFAULTPENDED ¹⁾ 0 _B MemManage is not pending 1 _B MemManage is pending
USGFAULTPE NDED	12	rw	USGFAULTPENDED ¹⁾ 0 _B UsageFault is not pending 1 _B UsageFault is pending
SYSTICKACT	11	rw	SYSTICKACT ²⁾ 0 _B SysTick is not active 1 _B SysTick is active



Field	Bits	Туре	Description
PENDSVACT	10	rw	PENDSVACT ²⁾ 0 _B PendSV is not active 1 _B PendSV is active
RES	9	r	Reserved
MONITORAC T	8	rw	MONITORACT ²⁾ 0 _B Monitor is not active 1 _B Monitor is active
SVCALLACT	7	rw	SVCALLACT ²⁾ 0 _B SVCall is not active 1 _B SVCall is active
RES	6:4	r	Reserved
USGFAULTA CT	3	rw	USGFAULTACT ²⁾ 0 _B UsageFault is not active 1 _B UsageFault is active
RES	2	r	Reserved
BUSFAULTAC T	1	rw	BUSFAULTACT ²⁾ 0 _B BusFault is not active 1 _B BusFault is active
MEMFAULTA CT	0	rw	MEMFAULTACT ²⁾ 0 _B MemManage is not active 1 _B MemManage is active

¹⁾ Pending state bits are set to 1 when an exception occurs, and are cleared to 0 when the exception becomes active.

²⁾ Active state bits are set to 1 if the associated exception is the current exception or an exception that is nested because of preemption



Configurable Fault Status Register

CFSR Config	urable	Fault	Status	Regist	er			fset 28 _H					Reset Va 0000 00				
31					26	25	24	23			20	19	18	17	16		
	RES				DIVB YZER O	UNAL IGNE D	RES			ı	NOCP	INVP C	INVS TATE	UNDE FINS TR			
			r			rw	rw			r		rw	rw	rw	rw		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
BFAR VALI D	RES	LSPE RR		UNST KERR		PREC ISER R	IBUS ERR	MMAR VALI D	RES	MLSP ERR	MSTE RR	MUNS TKER R	RES	DACC VIOL	IACC VIOL		
rw	r	rw	rw	rw	rw	rw	rw	rw	r	rw	rw	rw	r	rw	rw		

Field	Bits	Type	Description
RES	31:26	r	Reserved
DIVBYZERO	25	rw	Divide by Zero
			Note: When SDIV or UDIV instruction is used with a divisor of 0, this fault occurs if DIV_0_TRP is enabled in the CCR.
			0 _B No Divide by zero error has occurred.
			1 _B A divide by zero error has occurred.
UNALIGNED	24	rw	Unaligned
			Note: Multi-word accesses always fault if not word aligned. Software can configure unaligned word and halfword accesses to fault.
			0 _B No unaligned access error has occurred.
			1 _B A unaligned access error has occurred.
RES	23:20	r	Reserved
NOCP	19	rw	No CP
			0 _B No coprocessor access error has occurred.
			1 _B A coprocessor access error has occurred.
INVPC	18	rw	INVPC
			0 _B No integrity check error has occurred.
			1 _B A integrity check error has occurred.
INVSTATE	17	rw	INVSTATE
			0 _B EPSR.T bit and EPSR.IT bits are valid for instruction execution.
			1 _B Instruction executed with invalid EPSR.T or EPSR.IT field.
UNDEFINSTR	16	rw	Undefined Instruction
			0 _B No Undefined Instruction Usage fault has occurred.
			1 _B The processor hat attempted to execute an undefined instruction.
			This might be an undefined instruction associated with an enabled coprocessor.



Field	Bits	Туре	Description
BFARVALID	15	rw	BFAR Valid
			0 _B BFAR does not have valid contents.
			1 _B BFAR has valid contents.
RES	14	r	Reserved
LSPERR	13	rw	LSPERR
			0 _B No bus fault occurred during FP lazy state preservation
			1 _B A bus fault occurred during FP lazy state preservation
STKERR	12	rw	STKERR
			0 _B No derived bus fault occurred
			1 _B A derived bus fault occurred on exception entry
UNSTKERR	11	rw	UNSTKERR
			0 _B No derived bus fault occurred
			1 _B A derived bus fault occurred on exception return
IMPRECISER	10	rw	IMPRECISERR
R			0 _B No precise data access error has occurred
			1 _B An imprecise data access error has occurred.
PRECISERR	9	rw	PRECISERR
			0 _B No precise data access error has occurred
			1 _B An imprecise data access error has occurred, and the processor
			has written the faulting address to the BFAR.
IBUSERR	8	rw	IBUSERR
			0 _B No bus fault on an instruction prefetch has occurred.
			1 _B A bus fault on an instruction prefetch has occurred. The fault is
			signalled only if the instruction is issued.
MMARVALID	7	rw	MMARVALID
			0 _B MMAR does not have valid contents.
			1 _B MMAR has valid contents.
RES	6	r	Reserved
MLSPERR	5	rw	MLSPERR
			0 _B No MemManage fault occurred during FP lazy state preservation
			1 _B A MemManage fault occurred during FP lazy state preservation
MSTERR	4	rw	MSTERR
			0 _B No derived MemManage fault occurred
			1 _B A derived MemManage fault occurred on exception entry
MUNSTKERR	3	rw	MUNSTKERR
			0 _B No derived MemManage fault occurred
			1 _B A derived MemManage fault occurred on exception return
RES	2	r	Reserved
DACCVIOL	1	rw	DACCVIOL
			0 _B No data access violation has occurred.
			1 _B Data access violation. The MMAR shows the data address that the
			load or store tried to access.



Field	Bits	Type	Description
IACCVIOL	0	rw	IACCVIOL 0 _B No MPU or Execute Never (XN) default memory map access violation has occurred. 1 _B MPU or Execute Never (XN) default memory map access violation on an instruction fetch has occurred. The fault is signalled only if the instruction is issued.

Notes

- 1. USAGEFAULT contains bits 31:16 of CFSR and provides information on UsageFault exceptions
- 2. BUSFAULT contains bits 15:8 of CFSR and provides information on BusFault exceptions
- 3. MemManage contains bits 7:0 of CFSR and provides information on MemManage exceptions



Hard Fault Status Register

HFSR Hard Fault Status Register					Offset D2C _H								Reset Value 0000 0000 _H		
31	30	29													16
DEBU GEVT	FORC ED		I	ı	I	I	I	ı	RES	'	ı	I	I	I	I
rw	rw				1				r						
15													2	1	0
			1	1	ı		RES	,	1		1	ı	1	VECT TBL	RES
							r							rw	r

Field	Bits	Туре	Description
DEBUGEVT	31	rw	Debug Event Indicates when a Debug event has occurred. Note: The processor sets this bit to 1 only when halting debug is disabled and a Debug event occurs. O _B No Debug event has occurred 1 _B Debug event has occurred. The Debug Fault Status Register has been updated.
FORCED	30	rw	Forced Indicates that a fault with configurable priority has been escalated to a HardFault exception, because it could not be made active, because of priority or because it was disabled. 0 _B No priority escalation has occurred 1 _B Processor has escalated a configurable priority exception to HardFault
RES	29:2	r	Reserved
VECTTBL	1	rw	VECTTBL Indicates when a fault has occurred because of a vector table read error on exception processing. O _B No vector table read fault has occurred 1 _B Vector table read fault has occurred
RES	0	r	Reserved



Debug Fault Status Register

DFSR Debug	Fault	Status	Regis	ter			Offs D30							Value 0000 _H
31	I	T		T	T	1 1				1	I	I	Ι	16
	ı		1		ı		RE	S			ı		ı	
15	I		1				r	'	5	4	3	2	1	0
	1	1	ı	1	RES			,		EXTE RNAL	VCAT CH	DWTT RAP	ВКРТ	HALT ED
		•	•	•	r					rw	rw	rw	rw	rw

Field	Bits	Туре	Description
RES	31:5	r	Reserved
EXTERNAL	4	rw	External Indicates a debug event generated because of the assertion of EDBGRQ. 0 _B No EDBGRQ debug event 1 _B EDBGRQ debug event
VCATCH	3	rw	Vector Catch Indicates triggering of a vector catch. The corresponding FSR shows the primary cause of exception. 0 _B No vector catch triggered 1 _B Vector catch triggered
DWTTRAP	2	rw	DWTTRAP Indicates a debug event generated by the DWT. 0 _B No current debug event generated by the DWT 1 _B At least one current debug event generated by the DWT
ВКРТ	1	rw	BKPT Indicates a debug event generated by BKPT instruction execution or a breakpoint match in FPB. 0 _B No current breakpoint debug event 1 _B At least one current breakpoint debug event
HALTED	0	rw	HALTED Indicates a debug event generated by either a C_HALT or C_STEP request, triggered by a write to the DHCSR, or a step request triggered by setting DEMCR.MON_STEP to 1. 0 _B No active halt request debug event 1 _B Halt request debug event active



MemManage Fault Status Register

MMFA MemN		e Faul	t Statı	us Regi	ister		Offs D34							et Value KXXXX _H
31														16
	1	'	'	'	,	'	ADDR	ESS	, ,	'	,	'	'	
					l		rw	1						
15	1	1	-	1		T		T	1	-	1	1		0
	1	ı	ı	1	ı	1	ADDR	ESS	1	1	ı	ı	1	
							rw	1						

Field	Bits	Туре	Description
ADDRESS	31:0	rw	Data Address for an MPU Fault This is the location addressed by an attempted load or store access that was faulted. The MemManage Status Register shows the cause of the fault, and whether MMFAR.ADDRESS is valid. When an unaligned access faults, the address is the actual address that faulted. Because an access might be split into multiple parts, each aligned, this address can be any offset in the range of the requested size.



Bus Fault Status Register

BFAR Bus Fa		atus R	egiste	er			Offs D38							et Value X XXXX _H
31	T		T											16
	'		'	'	,	'	ADDRI	ESS	'		'	,	,	
15		l					rw		1					0
	ı	ı		ı	ı	1	ADDRI	ESS	ı	1			ı	
	1	'	1	'	'		rw		<u> </u>	'	'	'	'	

Field	Bits	Туре	Description
ADDRESS	31:0	rw	Data Address for a precise BusFault
			This is the location addressed by an attempted data access that was faulted. The BFSR shows the reason for the fault, and whether BFAR.ADDRESS is valid. For unaligned access faults, the address returned is the address requested by the instruction. This might not be the address that faulted.



Auxiliary Fault Status Register

AFSR Auxili		ult Sta	atus F	Registe	r			Off D3								Value 0000 _H
31								24	23			20	19			16
	!	'	1	RES	,	,	'			F	RES	1		RI	ES	
15		1	1	r			1				r		1	2	1	0
				ı	ı	ı	RES	8							С	P0
	I						r			1	I				r	w

Field	Bits	Туре	Description
RES	31:24	r	Reserved, UNK/SBZP
CPn (n=0- 7,10,11)	2*n+1:2*n	rw	Access Privileges for Coprocessor n (n= 0-7, 10, 11) Fields CP10 and CP11 together control access to the Floating-point coprocessor, if implemented. 00 _B Access denied. Any attempted access generates a NOCP UsageFault 01 _B Privileged access only. An unprivileged access generates a NOCP UsageFault 10 _B Reserved 11 _B Full access
RES	19:16	r	Reserved, UNK/SBZP



9.5 Instruction Set Summary

This chapter provides the Instruction set. **Table 47** shows the instructions and their cycle counts. The cycle counts are based on a system with zero wait states.

Within the assembler syntax, depending on the operation, the <pp>op2> field can be replaced with one of the following options:

- · a simple register
- · an immediate shifted register
- a register shifted register
- · an immediate value

For brevity, not all load and store addressing modes are shown.

Table 47 uses the following abbreviations in the cycles column:

- · P for the number of cycles required for a pipeline refill.
- B for the number of cycles required to perform the barrier operation.
- N for the number of registers in the register list to be loaded or stored, including PC or LR.
- · W for the number of cycles spent waiting for an appropriate event.

Table 47 Instruction Set Summary

Operation	Description	Mnemonic	Cycles (without wait states)
Move	Register	MOV Rd, <op2></op2>	1
	16-bit immediate	MOVW Rd, # <imm></imm>	1
	Immediate into top	MOVT Rd, # <imm></imm>	1
	To PC	MOV PC, Rm	1 + P
Add	Add	ADD Rd, Rn, <op2></op2>	1
	Add to PC	Add PC, PC, Rm	1 + P
	Add with carry	ADC Rd, Rn, <op2></op2>	1
	Form address	ADR Rd, <label></label>	1
Subtract	Subtract	SUB Rd, Rn, <op2></op2>	1
	Subtract with borrow	SBC Rd, Rn, <op2></op2>	1
	Reverse	RSB Rd, Rn, <op2></op2>	1
Multiply	Multiply	MUL Rd, Rn, Rm	1
	Multiply accumulate	MLA Rd, Rn, Rm	2
	Multiply subtract	MLS Rd, Rn, Rm	2
	Long signed	SMULL RdLo, RDHi, Rn, Rm	3 to 5 ¹⁾
	Long unsigned	UMULL RdLo, RdHi, Rn, Rm	3 to 5 ¹⁾
	Long singed accumulate	SMLAL RdLo, RdHi, Rn, Rm	4 to 7 ¹⁾
	Long unsigned accumulate	UMLAL RdLo, RdHi, Rn, Rm	4 to 7 ¹⁾
Divide	Signed	SDIV Rd, Rn, Rm	2 to 12 ²⁾
	Unsigned	UDIV Rd, Rn, Rm	2 to 12 ²⁾
Saturate	Signed	SSAT Rd, #i <imm>, <op2></op2></imm>	1
	Unsigned	USAT Rd, # <imm>, <op2></op2></imm>	1
Compare	Compare	CMP Rn, <op2></op2>	1
	Negative	CMN Rn, <op2></op2>	1



Table 47 Instruction Set Summary (cont'd)

Operation	Description	Mnemonic	Cycles (without wait states)
Logical	AND	AND Rd, Rn, <op2></op2>	1
	Exclusive OR	EOR Rd, Rn, <op2></op2>	1
	OR	ORR Rd, Rn, <op2></op2>	1
	OR NOT	ORN Rd, Rn, <op2></op2>	1
	Bit clear	BIC Rd, Rn, <op2></op2>	1
	Move NOT	MVN Rd, <op2></op2>	1
	AND test	TST Rn, <op2></op2>	1
	Exclusive OR test	TEQ Rn, <op1></op1>	
Shift	Logical shift left	LSL Rd, Rn, # <imm></imm>	1
	Logical shift left	LSL Rd, Rn, Rs	1
	Logical shift right	LSR Rd, Rn, # <imm></imm>	1
	Logical shift right	LSR Rd, Rn, Rs	1
	Arithmetic shift right	ASR Rd, Rn, # <imm></imm>	1
	Arithmetic shift right	ASR Rd, Rn, Rs	1
Rotate	Rotate right	ROR Rd, Rn, # <imm></imm>	1
	Rotate right	ROR Rd, Rn, Rs	1
	With extension	RRX Rd, Rn	1
Count	Leading zeroes	CLZ Rd, Rn	1
Load	Word	LDR Rd, [Rn, <op2>]</op2>	2 ³⁾
	To PC	LDR PC, [Rn, <op2>]</op2>	2 ³⁾ + P
	Halfword	LDRH Rd, [Rn, <op2>]</op2>	2 ³⁾
	Byte	LDRB Rd, [Rn, <op2>]</op2>	2 ³⁾
	Signed halfword	LDRSH Rd, [Rn, <op2>]</op2>	2 ³⁾
	Signed byte	LDRSB Rd, [Rn, <op2>]</op2>	2 ³⁾
	User word	LDRT Rd, [Rn, # <imm>]</imm>	2 ³⁾
	User halfword	LDRHT Rd, [Rn, # <imm>]</imm>	2 ³⁾
	User byte	LDRBT Rd, [Rn, # <imm>]</imm>	2 ³⁾
	User signed halfword	LDRSHT Rd, [Rn, # <imm>]</imm>	2 ³⁾
	User signed byte	LDRSBT Rd, [Rn, # <imm>]</imm>	2 ³⁾
	PC relative	LDR Rd, [PC, # <imm>]</imm>	2 ³⁾
	Doubleword	LDRD Rd, Rd, [Rn, # <imm>]</imm>	1 + N
	Multiple	LDM Rn, { <reglist>}</reglist>	1 + N
	Multiple including PC	LDM Rn, { <reglist>, PC}</reglist>	1 + N + P



Table 47 Instruction Set Summary (cont'd)

Operation	Description	Mnemonic	Cycles (without wait states)
Store	Word	STR Rd, [Rn, <op2>]</op2>	2 ³⁾
	Halfword	STRH Rd, [Rn, <op2>]</op2>	2 ³⁾
	Byte	STRB Rd, [Rn, <op2>]</op2>	2 ³⁾
	Signed halfword	STRSH Rd, [Rn, <op2>]</op2>	2 ³⁾
	Signed byte	STRSB Rd, [Rn, <op2>]</op2>	2 ³⁾
	User word	STRT Rd, [Rn, # <imm>]</imm>	2 ³⁾
	User halfword	STRHT Rd, [Rn, # <imm>]</imm>	2 ³⁾
	User byte	STRBT Rd, [Rn, # <imm>]</imm>	2 ³⁾
	User signed halfword	STRSHT Rd, [Rn, # <imm>]</imm>	2 ³⁾
	User signed byte	STRSBT Rd, [Rn, # <imm>]</imm>	2 ³⁾
	Doubleword	STRD RD, Rd, [Rn, # <imm>]</imm>	1 + N
	Multiple	STM Rn, { <reglist>}</reglist>	1 + N
Push	Push	PUSH { <reglist>}</reglist>	1 + N
	Push with link register	PUSH { <reglist>, LR}</reglist>	1 + N
Рор	Pop	POP { <reglist>}</reglist>	1 + N
	Pop and return	POP { <reglist>, PC}</reglist>	1 + N + P
Semaphore	Load exclusive	LDREX Rd, [Rn, #imm>]	2
	Load exclusive half	LDREXH Rd, [Rn]	2
	Load exclusive byte	LDREXB Rd, [Rn]	2
	Store exclusive	STREX Rd, Rt, [Rn, # <imm>]</imm>	2
	Store exclusive half	STREXH Rd, Rt, [Rn]	2
	Store exclusive byte	STREXB Rd, Rt, [Rn]	2
	Clear exclusive monitor	CLREX	1
Branch	Conditional	B <cc> <label></label></cc>	1 or 1 + P ⁴⁾
	Unconditional	B <label></label>	1 + P
	With link	BL <label></label>	1 + P
	With exchange	BX Rm	1 + P
	With link and exchange	BLX Rm	1 + P
	Branch if zero	CBZ Rn, <label></label>	1 or 1 + P ⁴⁾
	Branch if non-zero	CBZN Rn, <label></label>	1 or 1 + P ⁴⁾
	Byte table branch	TBB [Rn, Rm]	2 + P
	Halfword table branch	TBH [Rn, Rm, LSL#1]	2 + P



Table 47 Instruction Set Summary (cont'd)

Operation	Description	Mnemonic	Cycles (without wait states)
State change	Supervisor call	SVC # <imm></imm>	_
	If-then-else	IT <cond></cond>	1 ⁵⁾
	Disable interrupts	CPSID <flags></flags>	1 or 2
	Enable interrupts	CPSIE <flags></flags>	1 or 2
	Read special register	MRS Rd, <specreg></specreg>	1 or 2
	Write special register	MSR <specreg>, Rn</specreg>	1 or 2
	Breakpoint	BKPT # <imm></imm>	_
Extend	Signed halfword to word	SXTH Rd, <op2></op2>	1
	Signed byte to word	SXTB Rd, <op2></op2>	1
	Unsigned halfword	UXTH Rd, <op2></op2>	1
	Unsigned byte	UXTB Rd, <op2></op2>	1
Bit field	Extract unsigned	UBFX Rd, Rn, # <imm>, #<imm></imm></imm>	1
	Extract signed	SBFX Rd, Rn, # <imm>, #<imm></imm></imm>	1
	Clear	BFC Rd, Rn, # <imm>, #<imm></imm></imm>	1
	Insert	BFI Rd, Rn, # <imm>, #<imm></imm></imm>	1
Reverse	Bytes in word	REV Rd, Rm	1
	Bytes in both halfwords	REV16 Rd, Rm	1
	Signed bottom halfword	REVSH Rd, Rm	1
	Bits in word	RBIT Rd, Rm	1
Hint	Send event	SEV	1
	Wait for event	WFE	1 + W
	Wait for interrupt	WFI	1 + W
	No operation	NOP	1
Barriers	Instruction synchronization	ISB	1 + B
	Data memory	DMB	1 + B
	Data synchronization	DSB <flags></flags>	1 + B

¹⁾ UMULL, SMULL, UMLAL, and SMLAL instructions use early termination depending on the size of the source values. These are interruptible, that is abandoned and restarted, with worst case latency of one cycle.

²⁾ Division operations use early termination to minimize the number of cycles required based on the number of leading ones and zeros in the input operands.

³⁾ Neighboring load and store single instructions can pipeline their address and data phases. This enables these instructions to complete in a single execution cycle.

⁴⁾ Conditional branch completes in a single cycle if the branch is not taken.

⁵⁾ An IT instruction can be folded onto a preceding 16-bit Thumb instruction, enabling execution in zero cycles.



10 DMA Controller

Figure 43 shows the Top Level Block Diagram of the TLE987xQX.

The bus matrix allows the µDMA to access the PBA0, PBA1 and RAM.

10.1 Features

The principal features of the DMA Controller are that:

- · it is compatible with AHB-Lite for the DMA transfers
- it is compatible with APB for programming the registers
- it has a single AHB-Lite master for transferring data using a 32-bit address bus and 32-bit data bus
- it supports 13 DMA channels
- each DMA channel has dedicated handshake signals
- · each DMA channel has a programmable priority level
- each priority level arbitrates using a fixed priority that is determined by the DMA channel number. The DMA also supports multiple transfer types:
 - memory-to-memory
 - memory-to-peripheral
 - peripheral-to-memory
- it supports multiple DMA cycle types
- it supports multiple DMA transfer data widths
- each DMA channel can access a primary, and alternate, channel control data structure
- all the channel control data is stored in system memory (RAM) in little-endian format
- it performs all DMA transfers using the single AHB-Lite burst type. The destination data width is equal to the source data width.
- the number of transfers in a single DMA cycle can be programmed from 1 to 1024
- the transfer address increment can be greater than the data width



10.2 Introduction

Please also refer to **Chapter 10.3**, **Functional Description**.

10.2.1 Block Diagram




Figure 43 DMA Controller Top Level Block Diagram



10.3 Functional Description

10.3.1 DMA Mode Overview

The DMA controller implements the following 13 hardware DMA requests:

- ADC1 complete sequence 1 done: DMA transfer is requested on completion of the ADC1 channel conversion sequence.
- ADC1 exceptional sequence 2 (ESM) done: DMA transfer is requested on completion of the ADC1 conversion sequence triggered by an exceptional measurement request.
- SSC1/2 transmit byte: DMA transfer is requested upon the completion of data transmission via SSC1/2
- SSC1/2: receive byte: DMA transfer is requested upon the completion of data reception via SSC1/2.
- ADC1 channel 0 conversion done: DMA transfer is requested on completion of the ADC1 channel 0 conversion.
- ADC1 channel 1 conversion done: DMA transfer is requested on completion of the ADC1 channel 1 conversion.
- ADC1 channel 2 conversion done: DMA transfer is requested on completion of the ADC1 channel 2 conversion.
- ADC1 channel 3 conversion done: DMA transfer is requested on completion of the ADC1 channel 3 conversion.
- ADC1 channel 4 conversion done: DMA transfer is requested on completion of the ADC1 channel 4 conversion.
- ADC1 channel 5 conversion done: DMA transfer is requested on completion of the ADC1 channel 5 conversion.
- ADC1 channel 6 conversion done: DMA transfer is requested on completion of the ADC1 channel 6 conversion.
- ADC1 channel 7 conversion done: DMA transfer is requested on completion of the ADC1 channel 7 conversion
- Timer3 ccu6 int: DMA transfer is requested following a timer trigger.

Note: Channel 0 has the highest priority, when the priority setting for all channels is the same.

Burst transfers via signal transfer

Single transfers:

The DMA Controller should be programmed for single transfers, see **Table 60 "channel_cfg bit assignments"** on **Page 288**,

where R = 0, $n = number of single transfer +1, transfer_type = 1 (basic).$

For every dma_req, one transfer is done; if the number of transfers reaches n, dma_done (interrupt) is generated and the DMA channel is deactivated.

Burst transfers:

The DMA Controller should be programmed for burst transfers like this $n = number of transfers, transfer_type = 2 (auto)$



Then for one dma_req, n +1 transfers are done, dma_done (interrupt) is generated and the DMA channel is deactivated.




Figure 44 DMA Controller Timing Diagram

10.3.2 DMA Arbitration Rate

You can configure when the controller arbitrates during a DMA transfer. This enables you to reduce the latency to service a higher priority channel.

The controller provides four bits that configure how many AHB bus transfers occur before it rearbitrates. These bits are known as the R_power bits because the value you enter, R, is raised to the power of two and this determines the arbitration rate. For example, if R = 4 then the arbitration rate is 2^4 , that is, the controller arbitrates every 16 DMA transfers.

Table 48 lists the arbitration rates.

Table 48 AHB-Bus Transfer Arbitration Interval

R_power	Arbitrate after x DMA Transfers
0000 _B	x = 1
0001 _B	x = 2
0010 _B	x = 4
0011 _B	x = 8
0100 _B	x = 16
0101 _B	x = 32
0110 _B	x = 64
0111 _B	x = 128
1000 _B	x = 256
1001 _B	x = 512
1010-1111 _B	x = 1024

Note: Take care not to assign a low-priority channel with a large R_power because this prevents the controller from servicing high-priority requests, until it rearbitrates.

When $N > 2^R$ and is not an integer multiple of 2^R then the controller always performs sequences of 2^R transfers until $N < 2^R$ remain to be transferred. The controller performs the remaining N transfers at the end of the DMA cycle.



You store the value of the R_power bits in the channel control data structure. See **Control Data Configuration** on **Page 287** for more information about the location of the R_power bits in the data structure.

Priority

When the controller arbitrates, it determines the next channel to service by using the following information:

- · The channel number
- The priority level, default or high, that is assigned to the channel.

You can configure each channel to use either the default priority level or a high priority level by setting the chnl_priority_set Register. See Channel Priority set on page 3-23.

Channel number zero has the highest priority and as the channel number increases, the priority of a channel decreases. **Table 49** lists the DMA channel priority levels in descending order of priority.

Table 49 DMA Channel Priority

Channel Number	Priority Level Setting	Descending Order of Channel Priority
0	High	Highest-priority DMA channel
1	High	-
2	High	-
_	High	-
_	High	-
_	High	-
12	High	-
13	High	-
0	Default	-
1	Default	-
2	Default	-
_	Default	_
_	Default	-
_	Default	_
12	Default	_
13	Default	Lowest-priority DMA channel

After a DMA transfer completes, the controller polls all the DMA channels that are available. **Figure 45 "Polling Flowchart" on Page 274** shows the process it uses to determine which DMA transfer to perform next.






Figure 45 Polling Flowchart

DMA Cycle Types

The cycle_ctrl bits control how the controller performs a DMA cycle. You can set the cycle_ctrl bits as **Table 50** lists.

Table 50 DMA Cycle Types

cycle_ctrl	Description	
000 _B	Channel control data structure is invalid	
001 _B	Basic DMA transfer	
010 _B	Auto-request	
011 _B	Ping-pong	
100 _B	Memory scatter-gather using the primary data structure	
101 _B	Memory scatter-gather using the alternate data structure	
110	Peripheral scatter-gather using the primary data structure	
111	Peripheral scatter-gather using the alternate data structure	



Note: The cycle_ctrl bits are located in the channel_cfg memory location that **Control Data Configuration** on **Page 287** describes.

For all cycle types, the controller arbitrates after 2^R DMA transfers. If you set a low-priority channel with a large 2^R value then it prevents all other channels from performing a DMA transfer, until the low-priority DMA transfer completes. Therefore, you must take care when setting the R_power, that you do not significantly increase the latency for high-priority channels.

The following sections describe the cycle types:

- Invalid
- Basic
- Auto-Request on Page 275
- Ping-Pong on Page 275
- Memory Scatter-Gather on Page 277
- Peripheral Scatter-Gather on Page 280

Invalid

After the controller completes a DMA cycle it sets the cycle type to invalid, to prevent it from repeating the same DMA cycle.

Basic

In this mode, you configure the controller to use either the primary, or alternate, data structure. After you enable the channel, and the controller receives a request then the flow for this DMA cycle is:

- The controller performs 2^R transfers. If the number of transfers remaining is zero the flow continues at step 3.
- · The controller arbitrates:
 - If a higher-priority channel is requesting service then the controller services that channel.
 - If the peripheral or software signals a request to the controller then it continues at step 1.
- The controller sets dma_done[C] HIGH for one hclk cycle. This indicates to the host processor that the DMA cycle is complete.

Auto-Request

When the controller operates in this mode, it is only necessary for it to receive a single request to enable it to complete the entire DMA cycle. This enables a large data transfer to occur, without significantly increasing the latency for servicing higher priority requests, or requiring multiple requests from the processor or peripheral.

You can configure the controller to use the primary, or alternate, data structure. After you enable the channel, and the controller receives a request for this channel, then the flow for this DMA cycle is:

- The controller performs 2^R transfers for channel C. If the number of transfers remaining is zero the flow continues at step 3.
- The controller arbitrates. When channel C has the highest priority then the DMA cycle continues at step 1.
- The controller sets dma_done[C] HIGH for one hclk cycle. This indicates to the host processor that the DMA cycle is complete.

Ping-Pong

In ping-pong mode, the controller performs a DMA cycle using one of the data structures and it then performs a DMA cycle using the other data structure. The controller continues to switch from primary to alternate to primary... until it reads a data structure that is invalid, or until the host processor disables the channel.

Figure 46 "Ping-Pong Example" on Page 276 shows an example of a ping-pong DMA transaction.

User's Manual 275 Rev. 1.3, 2017-06-27






Figure 46 Ping-Pong Example

In Figure 46 "Ping-Pong Example" on Page 276:

Task A

- The host processor configures the primary data structure for task A.
- The host processor configures the alternate data structure for task B. This enables the controller to immediately switch to task B after task A completes, provided that a higher priority channel does not require servicing.
- The controller receives a request and performs four DMA transfers.
- The controller arbitrates. After the controller receives a request for this channel, the flow continues if the channel has the highest priority.
- The controller performs the remaining two DMA transfers.
- The controller sets dma_done[C] HIGH for one hclk cycle and enters the arbitration process.



After task A completes, the host processor can configure the primary data structure for task C. This enables the controller to immediately switch to task C after task B completes, provided that a higher priority channel does not require servicing.

After the controller receives a new request for the channel and it has the highest priority then task B commences:

Task B

- The controller performs four DMA transfers.
- The controller arbitrates. After the controller receives a request for this channel, the flow continues if the channel has the highest priority.
- The controller performs four DMA transfers.
- The controller arbitrates. After the controller receives a request for this channel, the flow continues if the channel has the highest priority.
- The controller performs the remaining four DMA transfers.
- The controller sets dma_done[C] HIGH for one hclk cycle and enters the arbitration process.

After task B completes, the host processor can configure the alternate data structure for task D.

After the controller receives a new request for the channel and it has the highest priority then task C commences:

Task C

- The controller performs two DMA transfers.
- The controller sets dma_done[C] HIGH for one hclk cycle and enters the arbitration process.

After task C completes, the host processor can configure the primary data structure for task E.After the controller receives a new request for the channel and it has the highest priority then task D commences:

Task D

- The controller performs four DMA transfers.
- The controller arbitrates. After the controller receives a request for this channel, the flow continues if the channel has the highest priority.
- · The controller performs the remaining DMA transfer.
- The controller sets dma_done[C] HIGH for one hclk cycle and enters the arbitration process.

After the controller receives a new request for the channel and it has the highest priority then task E commences:

Task E

- The controller performs four DMA transfers.
- The controller arbitrates. After the controller receives a request for this channel, the flow continues if the channel has the highest priority.
- The controller performs the remaining three DMA transfers.
- The controller sets dma_done[C] HIGH for one hclk cycle and enters the arbitration process.

If the controller receives a new request for the channel and it has the highest priority then it attempts to start the next task. However, because the host processor has not configured the alternate data structure, and on completion of task D the controller set the cycle_ctrl bits to 000_B, then the ping-pong DMA transaction completes.

Note: You can also terminate the ping-pong DMA cycle in **Figure 46 "Ping-Pong Example" on Page 276**, if you configure task E to be a basic DMA cycle by setting the cycle_ctrl field to 3'001_B.

Memory Scatter-Gather

In memory scatter-gather mode the controller receives an initial request and then performs four DMA transfers using the primary data structure. After this transfer completes, it starts a DMA cycle using the alternate data structure. After this cycle completes, the controller performs another four DMA transfers using the primary data structure. The controller continues to switch from primary to alternate to primary... until either:

User's Manual 277 Rev. 1.3, 2017-06-27



- The host processor configures the alternate data structure for a basic cycle.
- · It reads an invalid data structure.

Note: After the controller completes the N primary transfers it invalidates the primary data structure by setting the $cycle_ctrl$ field to 000_B .

The controller only asserts <code>dma_done[C]</code> when the scatter-gather transaction completes using a basic cycle. In scatter-gather mode, the controller uses the primary data structure to program the alternate data structure. <code>Table 51</code> lists the fields of the channel_cfg memory location for the primary data structure, that you must program with constant values and those that can be user defined.

Table 51 channel cfg for a Primary Data Structure, in Memory Scatter-Gather Mode

Bit	Field	Value	Description	
Constant-	Value Fields:	1	'	
[31:30]	dst_inc	10 _B	Configures the controller to use word increments for the address	
[29:28]	dst_size	10 _B	Configures the controller to use word transfers	
[27:26]	src_inc	10 _B	Configures the controller to use word increments for the address	
[25:24]	src_size	10 _B	Configures the controller to use word transfers	
[17:14]	R_power	0010 _B	Configures the controller to perform four DMA transfers	
[3]	next_useburst	O _B	For a memory scatter-gather DMA cycle, this bit must be set to zero	
[2:0]	cycle_ctrl	100 _B	Configures the controller to perform a memory scatter-gath DMA cycle	
User Defin	ned Values:	ı		
[23:21]	dst_prot_ctrl	_	Configures the state of HPROT when the controller writes the destination data	
[20:18]	src_prot_ctrl	_	Configures the state of HPROT when the controller reads the source data	
[13:4]	n_minus_1	N ¹⁾	Configures the controller to perform N DMA transfers, where N a multiple of four	

¹⁾ Because the R_power field is set to four, you must set N to be a multiple of four. The value given by N/4 is the number of times that you must configure the alternate data structure.

See Control Data Configuration on Page 287 for more information.

Figure 47 "Memory Scatter-Gather Example" on Page 279 shows a memory scatter-gather example.

Initialization

- Configure primary to enable the copy A, B, C and D operations: cycle_ctrl = 100_B, 2^R = 4, N = 16
- Write the primary source data to memory, using the structure shown in the following table.

Table 52

	src_data_end_ptr	dst_data_end_ptr	channel_cfg	Unused
Data for Task A	00A000000 _H	00AE00000 _H	cycle_ctrl = 101_B , 2^R = 4, N = 3	0XXXXXXXX _H
Data for Task B	00B000000 _H	00BE00000 _H	cycle_ctrl = 101 _B , 2 ^R = 2, N = 8	0XXXXXXXX _H
Data for Task C	00C000000 _H	00CE00000 _H	cycle_ctrl = 101 _B , 2 ^R = 8, N = 5	0XXXXXXXX _H
Data for Task D	00D000000 _H	00DE00000 _H	cycle_ctrl = 001_B , $2^R = 4$, $N = 4$	0XXXXXXXX _H






Figure 47 Memory Scatter-Gather Example

In Figure 47 "Memory Scatter-Gather Example" on Page 279:

Initialization

- The host processor configures the primary data structure to operate in memory scatter-gather mode by setting cycle_ctrl to 100_B. Because a data structure for a single channel consists of four words then you must set 2^R to 4. In this example, there are four tasks and therefore N is set to 16.
- The host processor writes the data structure for tasks A, B, C, and D to the memory locations that the primary src_data_end_ptr specifies.
- The host processor enables the channel.

The memory scatter-gather transaction commences when the controller receives a request on **dma_req[]** or a manual request from the host processor. The transaction continues as follows:

Primary, copy A

- After receiving a request, the controller performs four DMA transfers. These transfers write the alternate data structure for task A.
- The controller generates an auto-request for the channel and then arbitrates.



Task A

 The controller performs task A. After it completes the task, it generates an auto-request for the channel and then arbitrates.

Primary, copy B

- The controller performs four DMA transfers. These transfers write the alternate data structure for task B.
- The controller generates an auto-request for the channel and then arbitrates.

Task B

 The controller performs task B. After it completes the task, it generates an auto-request for the channel and then arbitrates.

Primary, copy C

- The controller performs four DMA transfers. These transfers write the alternate data structure for task C.
- The controller generates an auto-request for the channel and then arbitrates.

Task C

 The controller performs task C. After it completes the task, it generates an auto-request for the channel and then arbitrates.

Primary, copy D

- The controller performs four DMA transfers. These transfers write the alternate data structure for task D.
- The controller sets the cycle_ctrl bits of the primary data structure to 000_B, to indicate that this data structure is now invalid.
- The controller generates an auto-request for the channel and then arbitrates.

Task D

- The controller performs task D using a basic cycle.
- The controller sets dma_done[C] HIGH for one hclk cycle and enters the arbitration process.

Peripheral Scatter-Gather

In peripheral scatter-gather mode the controller receives an initial request from a peripheral and then it performs four DMA transfers using the primary data structure. It then immediately starts a DMA cycle using the alternate data structure, without rearbitrating or **dma_active[C]** going LOW.

Note: These are the only circumstances, where the controller does not enter the arbitration process after completing a transfer using the primary data structure.

After this cycle completes, the controller rearbitrates and if the controller receives a request from the peripheral that has the highest priority then it performs another four DMA transfers using the primary data structure. It then immediately starts a DMA cycle using the alternate data structure, without re-arbitrating or **dma_active[C]** going LOW. The controller continues to switch from primary to alternate to primary... until either:

- The host processor configures the alternate data structure for a basic cycle.
- · It reads an invalid data structure.

Note: After the controller completes the N primary transfers it invalidates the primary data structure by setting the cycle_ctrl field to 000_B .

The controller asserts dma_done[C] when the scatter-gather transaction completes using a basic cycle.

User's Manual 280 Rev. 1.3, 2017-06-27



In scatter-gather mode, the controller uses the primary data structure to program the alternate data structure. **Table 53** lists the fields of the channel_cfg memory location for the primary data structure, that you must program with constant values and those that can be user defined.

Table 53 channel_cfg for a Primary Data Structure, in Peripheral Scatter-Gather Mode

Bit	Field	Value	Description
Constant-	-Value Fields:	1	
[31:30]	dst_inc	10 _B	Configures the controller to use word increments for the address
[29:28]	dst_size	10 _B	Configures the controller to use word transfers
[27:26]	src_inc	10 _B	Configures the controller to use word increments for the address
[25:24]	src_size	10 _B	Configures the controller to use word transfers
[17:14]	R_power	0010 _B	Configures the controller to perform four DMA transfers
[2:0]	cycle_ctrl	110 _B	Configures the controller to perform a peripheral scatter-gather DMA cycle
User Defin	ned Values:	+	
[23:21]	dst_prot_ctrl	_	Configures the state of HPROT when the controller writes the destination data
[20:18]	src_prot_ctrl	_	Configures the state of HPROT when the controller reads the source data
[13:4]	n_minus_1	N ¹⁾	Configures the controller to perform N DMA transfers, where N is a multiple of four
[3]	next_useburst	_	When set to 1, the controller sets the chnl_useburst_set [C] bit to 1 after the alternate transfer completes

¹⁾ Because the R_power field is set to four, you must set N to be a multiple of four. The value given by N/4 is the number of times that you must configure the alternate data structure.

See Control Data Configuration on Page 287 for more information.

Figure 48 "Peripheral Scatter-Gather Example" on Page 282 shows a peripheral scatter-gather example.

Initialization

- Configure primary to enable the copy A, B, C and D operations: cycle_ctrl = 110_B, 2^R = 4, N = 16.
- Write the primary source data to memory, using the structure shown in the following table.

Table 54

	src_data_end_ptr	dst_data_end_ptr	channel_cfg	Unused
Data for Task A	00A000000 _H	00AE00000 _H	cycle_ctrl = 111_B , 2^R = 4, N = 3	0XXXXXXX _H
Data for Task B	00B000000 _H	00BE00000 _H	cycle_ctrl = 111 _B , 2 ^R = 2, N = 8	0XXXXXXX _H
Data for Task C	00C000000 _H	00CE00000 _H	cycle_ctrl = 111 _B , 2 ^R = 8, N = 5	0XXXXXXX _H
Data for Task D	00D000000 _H	00DE00000 _H	cycle_ctrl = 001 _B , 2 ^R = 4, N = 4	0XXXXXXX _H

Peripheral scatter-gather transaction:






Figure 48 Peripheral Scatter-Gather Example

In Figure 48 "Peripheral Scatter-Gather Example" on Page 282:

Initialization

- The host processor configures the primary data structure to operate in peripheral scatter-gather mode by setting cycle_ctrl to 110_B. Because a data structure for a single channel consists of four words then you must set 2^R to 4. In this example, there are four tasks and therefore N is set to 16.
- The host processor writes the data structure for tasks A, B, C, and D to the memory locations that the primary src data end ptr specifies.
- The host processor enables the channel.

The peripheral scatter-gather transaction commences when the controller receives a request on **dma_req[]**. The transaction continues as follows:

Primary, copy A

 After receiving a request, the controller performs four DMA transfers. These transfers write the alternate data structure for task A.



Task A

- The controller performs task A.
- After the controller completes the task it enters the arbitration process.

After the peripheral issues a new request and it has the highest priority then the process continues with:

Primary, copy B

The controller performs four DMA transfers. These transfers write the alternate data structure for task B.

Task B

- The controller performs task B. To enable the controller to complete the task, the peripheral must issue a further three requests.
- After the controller completes the task it enters the arbitration process.

After the peripheral issues a new request and it has the highest priority then the process continues with:

Primary, copy C

The controller performs four DMA transfers. These transfers write the alternate data structure for task C.

Task C

- The controller performs task C.
- After the controller completes the task it enters the arbitration process.

After the peripheral issues a new request and it has the highest priority then the process continues with:

Primary, copy D

- The controller performs four DMA transfers. These transfers write the alternate data structure for task D.
- The controller sets the cycle_ctrl bits of the primary data structure to 000_B, to indicate that this data structure is now invalid.

Task D

- The controller performs task D using a basic cycle.
- The controller sets dma_done[C] HIGH for one hclk cycle and enters the arbitration process.

Error Signaling

If the controller detects an ERROR response on the AHB-Lite master interface, it:

- Disables the channel that corresponds to the ERROR.
- Sets dma_err HIGH.

After the host processor detects that **dma_err** is HIGH, it must check which channel was active when the ERROR occurred. It can do this by:

Reading the chnl_enable_set Register to create a list of disabled channels.

When a channel asserts **dma_done[]** then the controller disables the channel. The program running on the host processor must always keep a record of which channels have recently asserted their **dma_done[]** outputs.

• It must compare the disabled channels list from step 1, with the record of the channels that have recently set their dma_done[] outputs. The channel with no record of dma_done[C] being set is the channel that the ERROR occurred on.



10.3.3 Channel Control Data Structure

You must provide an area of system memory to contain the channel control data structure. This system memory must:

- Provide a contiguous area of system memory that the controller and host processor can access.
- Have a base address that is an integer multiple of the total size of the channel control data structure.

Figure 49 shows the memory that the controller requires for the channel control data structure, when it uses all 14 channels and the optional alternate data structure.




Figure 49 Memory Map for 32 Channels, Including the Alternate Data Structure

The example structure in **Figure 49** uses 1KB of system memory. In this example, the controller uses the lower 10 address bits to enable it to access all of the elements in the structure and therefore the base address must be at $0XXXXXX000_H$, $0XXXXXX000_H$, $0XXXXXX000_H$, or $0XXXXXX000_H$. You can configure the base address for the primary data structure by writing the appropriate value in the ctrl_base_ptr Register. See Channel control data base pointer on page 3-8.

The amount of system memory you require depends on:

- The number of DMA channels you configure the controller to use.
- If you configure a DMA channel to use the alternate data structure. See Channel primary-alternate set.

Table 55 lists the address bits that the controller uses when it accesses the elements of the channel control data structure, depending on the number of channels that the controller contains.

Table 55 Address Bit Settings for the Channel Control Data Structure

Address Bits							
Number of DMA Channels Implemented	[9]	[8]	[7]	[6]	[5]	[4]	[3:0]
0-13		Α	C[3]	C[2]	C[1]	C[0]	00 _H , 04 _H or 08 _H

Where:



Table 56

Α	Selects one of	f the channel control data structures:	
	A = 0	Selects the primary data structure.	
	A = 1	Selects the alternate data structure.	
C[x:0]	Selects the DI	MA channel.	
Address[3:0]	Selects one of	f the control elements:	
	00 _H	Selects the source data end pointer.	
	04 _H	Selects the destination data end pointer.	
	08 _H	Selects the control data configuration.	
	0C _H	The controller does not access this address location. If required, you can enable the host processor to use this memory location as system memory.	

Note: It is not necessary for you to calculate the base address of the alternate data structure because the alt_ctrl_base_ptr Register provides this information. See Channel alternate control data base pointer.

Figure 49 shows an example implementation where the controller uses three DMA channels and the alternate data structure.






Figure 50 Memory Map for Three DMA Channels, Including the Alternate Data Structure

The example structure in **Figure 49** uses 128 bytes of system memory. In this example, the controller uses the lower six address bits to enable it to access all of the elements in the structure and therefore the base address must be at $0XXXXXXX00_H$ or $0XXXXXXX00_H$.

Table 57 lists the permitted base address values that you can assign for the primary data structure, depending on the number of channels that the controller contains.



Table 57 Permitted Base Addresses

Number of DMA Channels	Permitted Base Addresses ¹⁾ for the Primary Data Structure
0-13	

¹⁾ Where X is a hexadecimal.

The controller uses the system memory to enable it to access two pointers and the control information that it requires for each channel. The following subsections describe these 32-bit memory locations and how the controller calculates the DMA transfer address:

- Source Data End Pointer
- Destination Data End Pointer
- Control Data Configuration
- Address Calculation

Source Data End Pointer

The src_data_end_ptr memory location contains a pointer to the end address of the source data. **Table 58** lists the bit assignments for this memory location.

Table 58 src_data_end_ptr bit assignments

Bit	Name	Description
[31:0]	src_data_end_ptr	Pointer to the end address of the source data

Before the controller can perform a DMA transfer, you must program this memory location with the end address of the source data. The controller reads this memory location when it starts a 2^R DMA transfer.

Note: The controller does not write to this memory location.

Destination Data End Pointer

The dst_data_end_ptr memory location contains a pointer to the end address of the destination data. **Table 59** lists the bit assignments for this memory location.

Table 59 dst_data_end_ptr bit assignments

Bit	Name	Description
[31:0]	dst_data_end_ptr	Pointer to the end address of the destination data

Before the controller can perform a DMA transfer, you must program this memory location with the end address of the destination data. The controller reads this memory location when it starts a 2^R DMA transfer.

Note: The controller does not write to this memory location.

Control Data Configuration

For each DMA transfer, the channel_cfg memory location provides the control information for the controller. **Figure 51** shows the bit assignments for this memory location.

User's Manual 287 Rev. 1.3, 2017-06-27






Figure 51 channel_cfg bit assignments

Table 60 lists the bit assignments for this memory location.

Table 60 channel_cfg bit assignments

Bit	Name	Description
[31:30]	dst_inc	Destination address increment. The address increment depends on the source data width as follows:
		Source data width = byte
		$00_{\rm B}$ = byte. $01_{\rm B}$ = halfword. $10_{\rm B}$ = word. $11_{\rm B}$ = no increment. Address remains set to the value that the dst_data_end_ptr memory location contains.
		Source data width = halfword
		00_B = reserved. 01_B = halfword. 10_B = word. 11_B = no increment. Address remains set to the value that the dst_data_end_ptr memory location contains.
		Source data width = word
		00_B = reserved. 01_B = reserved. 10_B = word. 11_B = no increment. Address remains set to the value that the dst_data_end_ptr memory location contains.
[29:28]	dst_size	Destination data size.
		Note: You must set dst_size to contain the same value that src_size contains.



Table 60 channel_cfg bit assignments (cont'd)

Bit	Name	Description
[27:26]	src_inc	Set the bits to control the source address increment. The address increment depends on the source data width as follows:
		Source data width = byte
		00_B = byte. 01_B = halfword. 10_B = word. 11_B = no increment. Address remains set to the value that the src_data_end_ptr memory location contains.
		Source data width = halfword
		00_B = reserved. 01_B = halfword. 10_B = word. 11_B = no increment. Address remains set to the value that the src_data_end_ptr memory location contains.
		Source data width = word
		00_B = reserved. 01_B = reserved. 10_B = word. 11_B = no increment. Address remains set to the value that the src_data_end_ptr memory location contains.
[25:24]	src_size	Set the bits to match the size of the source data:
		00_B = byte 01_B = halfword 10_B = word 11_B = reserved.
[23:21]	dst_prot_ctrl	Set the bits to control the state of HPROT[3:1] when the controller writes the destination data.
		Bit [23] Controls the state of HPROT[3] as follows: $0_B = \text{HPROT[3]}$ is LOW and the access is non-cacheable. $1_B = \text{HPROT[3]}$ is HIGH and the access is cacheable.
		Bit [22] Controls the state of HPROT[2] as follows: $0_B = \text{HPROT[2]}$ is LOW and the access is non-bufferable. $1_B = \text{HPROT[2]}$ is HIGH and the access is bufferable.
		Bit [21] Controls the state of HPROT[1] as follows: $0_{B} = \text{HPROT[1]} \text{ is LOW and the access is non-privileged.}$ $1_{B} = \text{HPROT[1]} \text{ is HIGH and the access is privileged.}$



Table 60 channel_cfg bit assignments (cont'd)

src_prot_ctrl							
	Set the bits to control the state of HPROT[3:1] when the controller reads the source data.						
	Bit [20]	Controls the state of HPROT[3] as follows: $0_B = \text{HPROT[3]}$ is LOW and the access is non-cacheable. $1_B = \text{HPROT[3]}$ is HIGH and the access is cacheable.					
	Bit [19]	Controls the state of HPROT[2] as follows:0 = HPROT[2] is LOW and the access is non-bufferable.1 = HPROT[2] is HIGH and the access is bufferable.					
	Bit [18]	Controls the state of HPROT[1] as follows: 0 _B = HPROT[1] is LOW and the access is non-privileged. 1 _B = HPROT[1] is HIGH and the access is privileged.					
R_power		to control how many DMA transfers can occur before the controller the possible arbitration rate settings are:					
	0000 _B	Arbitrates after each DMA transfer.					
	0001 _B	Arbitrates after 2 DMA transfers.					
	0010 _B	Arbitrates after 4 DMA transfers.					
	0011 _B	Arbitrates after 8 DMA transfers.					
	0100 _B	Arbitrates after 16 DMA transfers.					
	0101 _B	Arbitrates after 32 DMA transfers.					
	0110 _B	Arbitrates after 64 DMA transfers.					
	0111 _B	Arbitrates after 128 DMA transfers.					
	1000 _B	Arbitrates after 256 DMA transfers.					
	1001 _B	Arbitrates after 512 DMA transfers.					
	1010 _B -1111 _B	Arbitrates after 1024 DMA transfers. This means that no arbitration occurs during the DMA transfer because the maximum transfer size is 1024.					
n_minus_1	transfers that of DMA cycle transfers, min $000000000_{\rm B}$ = $000000010_{\rm B}$ = $000000010_{\rm B}$ = $000000100_{\rm B}$ = $000000100_{\rm B}$ =	MA cycle commencing, these bits represent the total number of DMA the DMA cycle contains. You must set these bits according to the size that you require. The 10-bit value indicates the number of DMA us one. The possible values are: 1 DMA transfer 2 DMA transfers 3 DMA transfers 4 DMA transfers 5 DMA transfers. 1024 DMA transfers. The controller updates this field immediately ring the arbitration process. This enables the controller to store the					
_		Bit [19] Bit [18] Bit [18] R_power Set these bits rearbitrates. Toundary transfers. Toundary transfers that of DMA cycle transfers, min 0000000010 B = 000000010 B = 000000100 B = 000000100 B = 000000100 B = 000000100 B = 000000100 B = 000000100 B = 000000100 B = 0000000100 B = 00000000100 B = 00000000100 B = 00000000100 B = 0000000000					



Table 60 channel_cfg bit assignments (cont'd)

Table 60	cnannei_ctg t	oit assignmen	ts (contd)								
Bit	Name	Description									
[3]	next_usebur st	Controls if the chnl_useburst_set [C] bit is set to a 1, when the contro performing a peripheral scatter-gather and is completing a DMA cycle alternate data structure.									
		structur number bit contr	ately prior to completion of the DMA cycle that the alternate data e specifies, the controller sets the chnl_useburst_set [C] bit to 0 if the of remaining transfers is less than 2R. The setting of the next_useburst rols if the controller performs an additional modification of the eburst_set [C] bit.								
		chnl_useburst_set [C] bit. In peripheral scatter-gather DMA cycle then after the DMA cycle that uses alternate data structure completes, either:0 = The controller does not char value of the chnl_useburst_set [C] bit. If the chnl_useburst_set [C] bit is 0 the remaining DMA cycles in the peripheral scatter-gather transaction, the responds to requests on dma_req[] and dma_sreq[], when it performs a D that uses an alternate data structure.1 = The controller sets the chnl_useb [C] bit to a 1. Therefore, for the remaining DMA cycles in the peripheral scatter transaction, the controller only responds to requests on dma_req[] performs a DMA cycle that uses an alternate data structure.									
[2:0]	cycle_ctrl	The operating mode of the DMA cycle. The modes are:									
		000 _B Stop. Indicates that the data structure is invalid.									
		001 _B	Basic. The controller must receive a new request, prior to it entering the arbitration process, to enable the DMA cycle to complete.								
		010 _B	Auto-request. The controller automatically inserts a request for the appropriate channel during the arbitration process. This means that the initial request is sufficient to enable the DMA cycle to complete.								
		011 _B	Ping-pong. The controller performs a DMA cycle using one of the data structures. After the DMA cycle completes, it performs a DMA cycle using the other data structure. After the DMA cycle completes and provided that the host processor has updated the original data structure, it performs a DMA cycle using the original data structure. The controller continues to perform DMA cycles until it either reads an invalid data structure or the host processor changes the cycle_ctrl bits to 001 _B or 010 _B . See Ping-Pong on Page 275.								
		100 _B	Memory scatter/gather. See Memory Scatter-Gather on Page 277 . When the controller operates in memory scatter-gather mode, you must only use this value in the primary data structure.								
		101 _B	Memory scatter/gather. See Memory Scatter-Gather on Page 277 . When the controller operates in memory scatter-gather mode, you must only use this value in the alternate data structure.								
		110 _B	Peripheral scatter/gather. See Peripheral Scatter-Gather on Page 280 . When the controller operates in peripheral scatter-gather mode, you must only use this value in the primary data structure.								
		111 _B	Peripheral scatter/gather. See Peripheral Scatter-Gather on Page 280 . When the controller operates in peripheral scatter-gather mode, you must only use this value in the alternate data structure.								



At the start of a DMA cycle, or 2^R DMA transfer, the controller fetches the channel_cfg from system memory. After it performs 2^R, or N, transfers it stores the updated channel_cfg in system memory.

The controller does not support a dst_size value that is different to the src_size value. If it detects a mismatch in these values, it uses the src_size value for source and destination and when it next updates the n_minus_1 field, it also sets the dst_size field to the same as the src_size field.

After the controller completes the N transfers it sets the cycle_ctrl field to 000_B, to indicate that the channel_cfg data is invalid. This prevents it from repeating the same DMA transfer.

Address Calculation

To calculate the source address of a DMA transfer, the controller performs a left shift operation on the n_minus_1 value by a shift amount that src_inc specifies, and then subtracts the resulting value from the source data end pointer. Similarly, to calculate the destination address of a DMA transfer, it performs a left shift operation on the n_minus_1 value by a shift amount that dst_inc specifies, and then subtracts the resulting value from the destination end pointer.

Depending on the value of src_inc and dst_inc, the source address and destination address can be calculated using the equations:

$src_inc = 00_B$ and $dst_inc = 00_B$

- source address = src_data_end_ptr n_minus_1
- destination address = dst_data_end_ptr n_minus_1

$src_inc = 01_B$ and $dst_inc = 01_B$

- source address = src_data_end_ptr (n_minus_1 << 1)
- destination address = dst_data_end_ptr (n_minus_1 << 1)

$src_inc = 10_B$ and $dst_inc = 10_B$

- source address = src_data_end_ptr (n_minus_1 << 2)
- destination address = dst_data_end_ptr (n_minus_1 << 2)

$src_inc = 11_B$ and $dst_inc = 11_B$

- source address = src_data_end_ptr
- destination address = dst_data_end_ptr

Table 62 lists the destination addresses for a DMA cycle of six words.

Table 61 DMA Cycle of Six Words Using a Word Increment

Initial values of channel_cfg, prior to the DMA cycle

 $src_size = 10_B$, $dst_inc = 10_B$, $n_minus_1 = 101_B$, $cycle_ctrl = 1_B$

DMA Transfers	End Pointer	Count	Difference ¹⁾	Address	
	02AC _H	5	014 _H	0298 _H	
	02AC _H	4	010 _H	029C _H	
	02AC _H	3	0C _H	02A0 _H	
	02AC _H	2	08 _H	02A4 _H	
	02AC _H	1	04 _H	02A8 _H	
	02AC _H	0	00 _H	02AC _H	



Table 61 DMA Cycle of Six Words Using a Word Increment (cont'd)

Initial values of channel_cfg, prior to the DMA cycle

Final values of channel_cfg, after the DMA cycle

 $src_size = 10_B$, $dst_inc = 10_B$, $n_minus_1 = 0_B$, $cycle_ctrl = 0_B$

1) This value is the result of count being shifted left by the value of dst_inc.

Table 62 lists the destination addresses for a DMA transfer of 12 bytes using a halfword increment.

Table 62 DMA Cycle of 12 Bytes Using a Halfword Increment

Initial values of channel_cfg, prior to the DMA cycle

 $src_size = 00_B$, $dst_inc = 01_B$, $n_minus_1 = 1011_B$, $cycle_ctrl = 1_B$, $R_power = 11_B$

DMA Transfers	End Pointer	Count	Difference ¹⁾	Address
	05E7 _H	11	016 _H	05D1 _H
	05E7 _H	10	014 _H	05D3 _H
	05E7 _H	9	012 _H	05D5 _H
	05E7 _H	8	010 _H	05D7 _H
	05E7 _H	7	0E _H	05D9 _H
	05E7 _H	6	0C _H	05DB _H
	05E7 _H	5	0A _H	05DD _H
	05E7 _H	4	08 _H	05DF _H

Values of channel_cfg after 2^R DMA transfers

 $src_size = 00_B$, $dst_inc = 01_B$, $n_minus_1 = 011_B$, $cycle_ctrl = 1_B$, $R_power = 11_B$

DMA Transfers	End Pointer	Count	Difference ²⁾	Address
	05E7 _H	3	06 _H	05E1 _H
	05E7 _H	2	04 _H	05E3 _H
	05E7 _H	1	02 _H	05E5 _H
	05E7 _H	0	00 _H	05E7 _H

Final values of channel_cfg, after the DMA cycle.

src_size = 00_B, dst_inc = 01_B, n_minus_1 = 0_B, cycle_ctrl = 0_B, R_power = 11_B

¹⁾ This value is the result of count being shifted left by the value of dst_inc.

²⁾ After the controller completes the DMA cycle it invalidates the channel_cfg memory location by clearing the cycle_ctrl field.



10.4 Register Definition

Please refer to [1], Chapter 3, Programmer's Model and chapter 4, Register Description **Table 63** shows the <Module> module base address (for the configuration register).

Table 63 Register Address Space

Module	Base Address	End Address	Note
DMA	50014000 _H	50017FFF _H	

Table 64 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value
Register Definition,			
STATUS	DMA Status	00 _H	000D 0000 _H
CFG	DMA Configuration	04 _H	0000 0000 _H
CTRL_BASE_PTR	Channel Control Data Base Pointer	08 _H	0000 0000 _H
ALT_CTRL_BASE_PT R	Channel Alternate Control Data Base Pointer	0C _H	0000 0100 _H
WAITONREQ_STATUS	Channel Wait on Request Status	10 _H	0000 0000 _H
CHNL_SW_REQUEST	Channel Software Request	14 _H	0000 0000 _H
CHNL_USEBURST_SE T	Channel Useburst Set	18 _H	0000 0000 _H
CHNL_USEBURST_CL R	Channel Useburst Clear	1C _H	0000 0000 _H
CHNL_REQ_MASK_SE T	Channel Request Mask Set	20 _H	0000 0000 _H
CHNL_REQ_MASK_CL R	Channel Request Mask Clear	24 _H	0000 0000 _H
CHNL_ENABLE_SET	Channel Enable Set	28 _H	0000 0000 _H
CHNL_ENABLE_CLR	Channel Enable Clear	2C _H	0000 0000 _H
CHNL_PRI_ALT_SET	Channel Primary-Alternate Set	30 _H	0000 0000 _H
CHNL_PRI_ALT_CLR	Channel Primary-Alternate Clear	34 _H	0000 0000 _H
CHNL_PRIORITY_SET	Channel Priority Set	38 _H	0000 0000 _H
CHNL_PRIORITY_CLR	Channel Priority Clear	3C _H	0000 0000 _H
ERR_CLR	Bus Error Clear	4C _H	0000 0000 _H

The registers are addressed wordwise.

DMA Status Registers

The read-only DMA_STATUS Register returns the status of the controller. You cannot read this register when the controller is in the reset state.




						Off 00								t Value) 0000 _H	
31	T	I	28	27	Ι	T	T T	1		21	20	T	T	T	16
RES				RES					CHN	LS_MII	NUS1				
		r			l		r			<u> </u>	<u> </u>		r	l	
15							8	7			4	3		1	0
RES						,	STA	ATE	ı		RES	I I	MAST ER_E NAB*		
	r								r			r		r	

Field	Bits	Туре	Description
RES	31:28	r	Reserved Read as 0.
RES	27:21	r	Reserved Read as 0.
CHNLS_MINU S1	20:16	r	Available Channels minus 1 Number of available DMA channels minus one 1101 _B controller configured to use 14 DMA channels
RES	15:8	r	Reserved
STATE	7:4	Γ	Current State of the Control State Machine State can be one of the following bit combinations (other bit combinations are undefined): 0000 _B idle 0001 _B reading channel controller date 0010 _B reading source data end pointer 0011 _B reading destination data end pointer 0100 _B reading source data 0101 _B writing destination data 0110 _B writing for DMA request to clear 0111 _B writing channel controller data 1000 _B stalled 1001 _B done 1010 _B peripheral scatter-gather transition
RES	3:1	r	Reserved
MASTER_EN ABLE	0	r	Enable Status of the Controller 0 _B DISABLED controller is disabled 1 _B ENABLED controller is enabled

DMA Configuration Register

The read-only dma_status Register returns the status of the controller. You cannot read this register when the controller is in the reset state.





Field	Bits	Туре	Description
RES	31:8	W	Reserved Write as zero.
CHN1_PROT_ CTRL	7:5	w	CHN1_PROT_CTRL Sets the AHB-Lite protection by controlling the HPROT[3:1] signal levels as follows: bit 7 controls HPROT[3] to indicate if a cacheable access is occurring. bit 6 controls HPROT[2] to indicate if a bufferable access is occurring. bit 5 controls HPROT[1] to indicate if a privileged access is occurring. Note: When bit[n]=1, then the corresponding HPROT is HIGH. When bit[n]=0, then the corresponding HPROT is LOW. 4. The CHN1_PROT_CTRL bits must not be changed when the MASTER:ENABLE bit is set because this may cause a protocol error on the AHB master interface. As the DMA_CFG register is write-only the user must read the status of the master enable bit from the DMA_STATUS register.
RES	4:1	w	Reserved Write as zero.
MASTER_EN ABLE	0	W	Enable for the Controller 0 _B DISABLE disables the controller 1 _B ENABLE enables the controller

Channel Control Data Base Pointer Register

The CTRL_BASE_PTR register is a read/write register. You must configure this register to that base pointer points to a location in your system memory.

Note: The controller provides no internal memory for storing the channel control data.

The amount of system memory that you must assign to the controller depends on the number of DMA channels and whether you configure it to use the alternate data structure. Therefore, the base pointer address requires a variable number of bits that depend on the system implementation.



You cannot read this register when the controller is in the reset state. Figure 52 shows the possible bit assignments for this register, depending on the number of DMA channels that you configure the controller to contain




Figure 52 CTRL_BASE_PTR Register Bit Assignments

CTRL_BASE_PTR Channel Control Data Base Pointer				er		Offset 08 _H							Reset Value 0000 0000 _H		
31		1	I	Ι		Т	Ι	ı	1	ı	ı	T	1	1	16
	CTRL_BASE_PTR														
		1				1	r	w			1		1		
15						9	8								0
	1	CTRL	_BASE	_PTR		1		1	ı	1	RES	1	1	1	
rw										r					

Field	Bits	Туре	Description
CTRL_BASE_ PTR	31:9	rw	CTRL_BASE_PTR Pointer to the base address of the primary data structure. See Chapter 10.2 for information about the data structure.
RES	8:0	r	Reserved read as zero.

BITS Definition

The bit range is 31 to PL230_DMA_CHNL_BITS-5 for the field CTRL_BASE_PTR and PL230_DMA_CHNL_BITS-4 to 0 for the field res.


PL230_DMA_CHNL_BITSis defined as the minimum number of bits required to represent the number of DMA channels, minus one. The values that PL230_DMA_CHNL_BITS can be assigned are

- 0, when the controller contains 1 DMA channel.
- 1, when the controller contains 2 DMA channels.
- 2, when the controller contains 3 or 4 DMA channels.
- 3, when the controller contains 5 to 8 DMA channels.
- 4, when the controller contains 9 to 16 DMA channels.
- 5, when the controller contains 17 to 32 DMA channels.



Channel Alternate Control Data Base Pointer Registers

The read-only ALT_CTRL_BASE_PTR Register returns the base address of the alternate data structure. You cannot read this register when the controller is in the reset state.



Field	Bits	Туре	Description
ALT_CTRL_B	31:0	r	Base Address of the Alternate Data Structure
ASE_PTR			

Channel Wait on Request Status Register

The read-only DMA_WAITONREQ_STATUS Register returns the status of dma_waitonreq[]. You cannot read this register when the controller is in the reset state.

WAITONREQ_STATUS Channel Wait on Request Status				Offset 10 _H					Reset Value 0000 0000 _H						
31	Т	T	1	T	1		T	Ι	1		1		1	Т	16
							RI	ES							
	1	1			1		1	r						1	
15	14	13	1	1	1		T	Т	1	1	T	Г	1	T	0
RI	ES		ı	ı	1	ı	WAIT	ΓONRI	EQ_S1	TATUS	1	1	ı	ı	
	r	•		*		1			r			•	•	•	


Field	Bits	Type	Description
RES	31:14	r	Reserved Always read as 0



Field	Bits	Type	Description				
WAITONREQ	13:0	r	Channel Wait on Request Status				
_STATUS			Read as for each bit C (C = 13 to 0):				
			0 _B LOW dma_waitonreq[C] is LOW.				
			1 _B HIGH dma_waitonreq[C] is HIGH.				

Channel Software Request Register

The write-only CHNL_SW_REQUEST Register enables you to generate a software DMA request.




Field	Bits	Type	Description					
RES	31:14	r	Reserved					
			Always read as 0					
CHNL_SW_R EQUEST	13:0	w	CHNL_SW_REQUEST Set the appropriate bit to generate a software DMA request on the corresponding DMA channel. Write as for each bit C (C = 13 to 0): Note: Writing to this bit where a DMA channel is not implemented does not create a DMA request for that channel. O _B does not create a DMA request for channel C. 1 _B creates a DMA request for channel C.					

Channel Useburst Set Register

The read/write CHNL_USEBURST_SET Register disables the single request dma_sreq[] input from generating requests, and therefore only the request, dma_req[], generates requests. Reading the register returns the useburst status.

CHNL_USEBURST_SET	Offset	Reset Value
Channel Useburst Set	18 _H	0000 0000 _H





Field	Bits	Туре	Description					
RES	31:14	r	Reserved Always read as 0					
CHNL_USEBURST_SET	13:0	rw	CHNL_USEBURST_SET Returns the useburst status, or disables dma_sreq[C] from generating DMA requests. For each bit C (C = 13 to 0) Note: Writing to a bit where a DMA channel is not					
			implemented has no effect.					
			0 _B on read: DMA channel n responds to requests that it receives on dma_req[C] or dma_sreq[C]. The controller performs 2 ^R , or single, bus transfers.					
			1 _B on read: DMA channel n does not respond to requests that it receives on dma_req[C] or dma_sreq[C]. The controller only responds to dma_req[C] requests and performs 2 ^R transfers.					
			0 _B on write: No effect. Use the CHNL_USEBURST_CLR Register to set bit [C] to 0.					
			1 _B on write: Disables dma_sreq[C] from generating DMA requests. The controller performs 2 ^R transfers.					

After the penultimate 2^R transfer completes, if the number of remaining transfers, N, is less than 2^R then the controller resets the CHNL_USEBURST_SET bit to 0. This enables you to complete the remaining transfers using dma_req[] or DMA_SREQ[].

Note: If you program CHANNEL_CFG with a value of N less than 2^R then you must not set the corresponding CHNL_USEBURST_SET bit, if the peripheral does not assert dma_req[].


In peripheral scatter-gather mode, if the next_useburst bit is set in CHANNEL_CFG then the controller sets the CHNL_USEBURST_SET [n] bit to a 1, when it completes the DMA cycle that uses the alternate data structure.

Channel Useburst Clear Register

The write-only CHNL_USEBURST_CLR Register enables dma_sreq[] to generate requests.

CHNL_USEBURST_CLR	Offset	Reset Value
Channel Useburst Clear	1C _H	0000 0000 _H





Field	Bits	Туре	Description
RES	31:14	r	Reserved Always read as 0
CHNL_USEB URST_CLR	13:0	w	CHNL_USEBURST_CLR Set the appropriate bit to enable dma_sreq[] to generate requests. Write as for each bit C (C = 13 to 0):
			Note: Writing to a bit where a DMA channel is not implemented has no effect.
			 No effect. Use the CHNL_USEBURST_SET Register to disable dma_sreq[] from generating requests. Enables dma_sreq[C] to generate DMA requests.

Channel Request Mask Set Register

The read/write CHNL_REQ_MASK_SET Register disables a HIGH on dma_req[], or dma_sreq[], from generating a request. Reading the register returns the request mask status for dma_req[] and dma_sreq[].

_	CHNL_REQ_MASK_SET Channel Request Mask Set					Offset 20 _H						Reset Value 0000 0000 _H			
31	Т	ī	T	T	T	T	1 1	-	ı	T	T	T	T	ı	16
							RE	S							
						1	r		I		I				_
15	14	13	T	Т	Т	T	1 1		I	1	Т	T	T		0
RI	ES						CHNL	_REQ_	_MASI	K_SET					
	r	<u> </u>						n	W						



Field	Bits	Туре	Description					
RES	31:14	r	Reserved Always read as 0					
CHNL_REQ_ MASK_SET	13:0	rw	CHNL_REQ_MASK_SET Returns the request mask status of dma_req[] and dma_sreq[], or disables the corresponding channel from generating DMA requests. For each bit C (C = 13 to 0):					
			 Note: Writing to a bit where a DMA channel is not implemented has no effect. 0_B on read: External requests are enabled for channel C. 1_B on read: External requests are disabled for channel C. 0_B on write: No effect. Use the CHNL_REQ_MASK_CLR Register to enable DMA requests. 1_B on write: Disables dma_req[C] and dma_sreq[C] from generating DMA requests. 					

Channel Request Mask Clear Register

The write-only CHNL_REQ_MASK_CLR Register enables a HIGH on dma_req[], or dma_sreq[], to generate a request.

CHNL_REQ_MASK_CLR Channel Request Mask Clear							Off 24								Value
	-														.,
31	ı														16
	1		'	1		'			1	1	'	1	1	1	'
							RE	S							
	1	L		l	1					1	1	1		1	
							r	•							
15	14	13													0
	1			ı		'			1	1	1	1	1	1	'
RES						CHNL	_REQ	_MAS	CLR						
	1			I	1	L	1		1	1	1	1	1	1	1
r						\	N								

Field	Bits	Туре	Description
RES	31:14	r	Reserved Always read as 0



Field	Bits	Туре	Description
CHNL_REQ_ MASK_CLR	13:0	W	CHNL_REQ_MASK_CLR Set the appropriate bit to enable DMA requests for the channel corresponding to dma_req[] and dma_sreq[]. Write as for each bit C (C = 13 to 0): Note: Writing to a bit where a DMA channel is not implemented has no effect.
			 No effect. Use the CHNL_REQ_MASK_SET Register to disable dma_req[] and dma_sreq[] from generating requests. Enables dma_req[C] or dma_sreq[C] to generate DMA request.

Channel Enable Set Register

The read/write CHNL_ENABLE_SET Register enables you to enable a DMA channel. Reading the register returns the enable status of the channels.


CHNL_ENABLE_SET Channel Enable Set						Offs 28						Value 0000 _H
31	T								1	1		16
						RE	S		1			
15	14	13				r						0
RES					CHN	L_ENA	ABLE_	SET				
ı	r						r٧	N				

Bits	Type	Description		
31:14	r	Reserved		
		Always read as 0		
13:0	rw	CHNL_ENABLE_SET		
		Returns the enable status of the channels, or enables the corresponding channels.		
		For each bit C (C = 13 to 0):		
		Note: Writing to a bit where a DMA channel is not implemented has no effect.		
		0 _B on read: Channel C is disabled.		
		1 _B on read: Channel C is enabled.		
		0 _B on write: No effect. Use the CHNL_ENABLE_CLR Register to disable a channel.		
		1 _B on write: Enables channel C.		
	31:14	31:14 r		



Channel Enable Clear Register

The write-only CHNL_ENABLE_CLR Register enables you to disable a DMA channel.



Field	Bits	Type	Description
RES	31:14	r	Reserved
			Always read as 0
CHNL_ENABL E_CLR	13:0	w	CHNL_ENABLE_CLR Set the appropriate bit to disable the corresponding DMA channel. Write as for each bit C (C = 13 to 0):
			Note: Writing to a bit where a DMA channel is not implemented has no effect.
			 0_B No effect. Use the CHNL_ENABLE_SET Register to enable DMA channels. 1_B Disables channel C.

Note: The controller disables a channel, by setting the appropriate bit, when either:


- · it completes the DMA cycle
- it reads a channel_cfg memory location which has cycle_ctrl = 000_B
- · an ERROR occurs on the AHB-Lite bus

Channel Primary-Alternate Set Register

The read/write CHNL_PRI_ALT_SET Register enables you to configure a DMA channel to use the alternate data structure. Reading the register returns the status of which data structure is in use for the corresponding DMA channel.

CHNL_PRI_ALT_SET	Offset	Reset Value
Channel Primary-Alternate Set	30 _H	0000 0000 _H





Field	Bits	Туре	Description
RES	31:14	r	Reserved Always read as 0
CHNL_PRI_A LT_SET	13:0	rw	CHNL_PRI_ALT_SET Returns the channel control data structure status, or selects the alternate data structure for the corresponding DMA channel. For each bit C (C = 13 to 0): Note: Writing to a bit where a DMA channel is not implemented has no effect.
			 0_B on read: DMA channel C is using the primary data structure. 1_B on read: DMA channel C is using the alternate data structure. 0_B on write: No effect. Use the CHNL_PRI_ALT_CLR Register to set bit [C] to 0. 1_B on write: Selects the alternate data structure for channel C.

Note: The controller toggles the value of the CHNL_PRI_ALT_SET [C] bit after it completes:


- the four transfers that the primary data structure specifies for a memory scatter-gather, or peripheral scatter-gather, DMA cycle
- all the transfers that the primary data structure specifies for a ping-pong DMA cycle
- all the transfers that the alternate data structure specifies for the following DMA cycle types:
 - ping-pong
 - memory scatter-gather
 - peripheral scatter-gather

Channel Primary-Alternate Clear Register

The write-only CHNL_PRI_ALT_CLR Register enables you to configure a DMA channel to use the primary data structure.

CHNL_PRI_ALT_CLR	Offset	Reset Value
Channel Primary-Alternate Clear	34 _H	0000 0000 _H





Field	Bits	Туре	Description
RES	31:14	r	Reserved Always read as 0
CHNL_PRI_A LT_CLR	13:0	w	CHNL_PRI_ALT_CLR Set the appropriate bit to select the primary data structure for the corresponding DMA channel. Write as for each bit C (C = 13 to 0): Note: Writing to a bit where a DMA channel is not implemented has no
			 effect. 0_B No effect. Use the CHNL_PRI_ALT_SET Register to select the alternate data structure. 1_B Selects the primary data structure for channel C.

Note: The controller toggles the value of the chnl_pri_alt_clr [C] bit after it completes:


- the four transfers that the primary data structure specifies for a memory scatter-gather, or peripheral scatter-gather, DMA cycle
- all the transfers that the primary data structure specifies for a ping-pong DMA cycle
- all the transfers that the alternate data structure specifies for the following DMA cycle types:
 - ping-pong
 - memory scatter-gather
 - peripheral scatter-gather

Channel Priority Set Register

The read/write CHNL_PRIORITY_SET Register enables you to configure a DMA channel to use the high priority level. Reading the register returns the status of the channel priority mask.

CHNL_PRIORITY_SET	Offset	Reset Value
Channel Priority Set	38 _H	0000 0000 _H






Field	Bits	Туре	Description
RES	31:14	r	Reserved Always read as 0
CHNL_PRIOR ITY_SET	13:0	rw	CHNL_PRIORITY_SET Returns the channel priority mask status, or sets the channel priority to high. For each bit C (C = 13 to 0): Note: Writing to a bit where a DMA channel is not implemented has no effect.
			 O_B on read: DMA channel C is using the default priority level. O_B on write: No effect. Use the CHNL_ENABLE_CLR Register to set channel C to the default priority level. O_B on write: Channel C uses the high priority level.

Channel Priority Clear Register

The write-only CHNL_ENABLE_CLR Register enables you to configure a DMA channel to use the default priority level.





Field	Bits	Туре	Description		
RES	31:14	r	Reserved Always read as 0		
CHNL_PRIOR ITY_CLR	13:0	w	CHNL_PRIORITY_CLR Set the appropriate bit to select the default priority level for the specified DMA channel. Write as for each bit C (C = 13 to 0):		
			Note: Writing to a bit where a DMA channel is not implemented has no effect.		
			 No effect. Use the CHNL_ENABLE_SET Register to set channel C to the high priority level. Channel C uses the default priority level. 		

Bus Error Clear Register

The read/write ERR_CLR Register returns the status of dma_err, and enables you to set dma_err LOW.

ERR_C Bus Ei		ear						fset C _H							t Value) 0000 _H
31	T					1				1		1			16
	' '		' '		1	1	RI	ES		'		1			
15								r						1	0
				1	1		RES		1		1	1	1		ERR_ CLR
	•	•		•		•	r	•		•	•		•		rw

Field	Bits	Type	Description
RES	31:1	r	Reserved Write as zero.
ERR_CLR	0	rw	ERR_CLR Returns the status of dma_err, or sets the signal LOW. Note: For test purposes, use the err_set register to set dma_err HIGH. OB on read: dma_err is LOW. 1B on read: dma_err is HIGH. OB on write: No effect, status of dma_err is unchanged. OB on write: Sets dma_err LOW.



Note: If you deassert dma_err at the same time as an ERROR occurs on the AHB-Lite bus, then the ERROR condition takes precedence and dma_err remains asserted.



11 Address Space Organization

The TLE987xQX manipulates operands in the following memory spaces:

- up to 128 KByte of Flash memory in code space
- 32 KByte Boot ROM memory in code space (used for boot code and IP storage)
- up to 6 KByte RAM memory in code space and data space (RAM can be read/written as program memory or external data memory)
- Special function registers (SFRs) in peripheral space

The figure below shows the detailed address alignment of TLE987xQX:




Figure 53 TLE987xQX Memory Map



Each module provides, beside the physical memory implementation, standard AHB-Lite interfaceand Error Correction Code (ECC) logic if needed.



Table 65 Memory Map

Start (hex)	End (hex)	Size (hex)	Space Name	Usage
0000_0000	0000_7FFF	8000	Code/Data	BROM
0000_8000	10FF_FFFF		Reserved	Reserved
1100_0000	1101_FFFF	20000	Code/Data	NVM, up to 128 KBytes
1102_0000	17FF_FFFF		Reserved	Reserved
1800_0000	1800_17FF	1800	Code/Data	RAM, up o 6 KBytes
1800_1800	3FFF_FFFF			Reserved
4000_0000	47FF_FFFF	08000000	Peripheral 0	Peripheral 0 (PBA0)
4800_0000	5FFF_FFFF	08000000	Peripheral 1	Peripheral 1 (PBA1)
6000_0000	DFFF_FFFF		Reserved	reserved
E000_0000	E00F_FFFF	00100000	PPB, Private Peripheral Bus	CPU
E010_0000	EFFF_FFFF		Vendor specific 1	reserved
F000_0000	FFFF_FFFF		Vendor specific 2	reserved



Table 66 Peripheral Memory Map

Bus Structure	Modules	Start Address	End Address
Peripherals 0	Reserved	40000000 _H	40003FFF _H
	ADC1	40004000 _H	40007FFF _H
	Reserved	40008000 _H	4000BFFF _H
	CCU6	4000C000 _H	4000FFFF _H
	GPT12	40010000 _H	40013FFF _H
	Reserved	40014000 _H	40017FFF _H
	Reserved	40018000 _H	4001BFFF _H
	Reserved	4001C000 _H	4001FFFF _H
	Reserved	40020000 _H	40023FFF _H
	Reserved	40024000 _H	40027FFF _H
	Reserved	40028000 _H	4002BFFF _H
	Reserved	4002C000 _H	4002FFFF _H
	Reserved	40030000 _H	40033FFF _H
	DRV	40034000 _H	40037FFF _H
	Reserved	40038000 _H	4003BFFF _H
	Reserved	4003C000 _H	4003FFFF _H
	Reserved	40044000 _H	40047FFF _H
	Reserved	40048000 _H	47FFFFF _H
Peripherals 1	Reserved	48000000 _H	48003FFF _H
	TIMER2	48004000 _H	48004FFF _H
	TIMER21	48005000 _H	48005FFF _H
	TIMER3	48006000 _H	48007FFF _H
	Reserved	48008000 _H	4800BFFF _H
	Reserved	4800C000 _H	4800FFFF _H
	Reserved	48010000 _H	48013FFF _H
	Reserved	48014000 _H	48017FFF _H
	MF	48018000 _H	4801BFFF _H
	ADC2	4801C000 _H	4801DFFF _H
	LIN	4801E000 _H	4801FFFF _H
	UART1	48020000 _H	48021FFF _H
	UART2	48022000 _H	48023FFF _H
	SSC1	48024000 _H	48025FFF _H
	SSC2	48026000 _H	48027FFF _H
	PPORTS	48028000 _H	48029FFF _H
	Reserved	4802A000 _H	4802BFFF _H
	Reserved	4802C000 _H	4802DFFF _H
	Reserved	4802E000 _H	4802FFFF _H



Table 66 Peripheral Memory Map (cont'd)

Bus Structure	Modules	Start Address	End Address
	Reserved	48030000 _H	4FFFFFF _H
	Reserved	48004000 _H	4801FFFF _H
	Reserved	50000000 _H	50003FFF _H
	PMU	50004000 _H	50004FFF _H
	SCU	50005000 _H	50005FFF _H
	SCUPM	50006000 _H	50006FFF _H
	Reserved	50007000 _H	50007FFF _H
	Reserved	50008000 _H	50009FFF _H
	Reserved	5000A000 _H	5000BFFF _H
	Reserved	5000C000 _H	5000FFFF _H
	Reserved	50010000 _H	50013FFF _H
	DMA	50014000 _H	50017FFF _H
	Reserved	50018000 _H	5001BFFF _H
	Reserved	5001C000 _H	5001FFFF _H
	Reserved	50020000 _H	50023FFF _H
	Reserved	50024000 _H	50027FFF _H
	Reserved	50028000 _H	5002BFFF _H
	Reserved	5002C000 _H	57FFFFFF _H
	Reserved	58000000 _H	58003FFF _H
	Reserved	58004000 _H	58007FFF _H
	Reserved	58008000 _H	5800BFFF _H
	Reserved	5800C000 _H	5800FFFF _H
	Reserved	58010000 _H	58013FFF _H
	Reserved	58014000 _H	58017FFF _H
	Reserved	58018000 _H	5FFFFFF _H



12 Memory Control Unit

12.1 Features

- · Handles all system memories and their interaction with the CPU
- Memory protection functions for all system memories (D-Flash, P-Flash, RAM)
- Address management with access violation detection including reporting
- Linear address range for all memories (no paging)

12.2 Introduction

12.2.1 Block Diagram

The Memory Control Unit (MCU) is divided in the following sub-modules:

- NVM memory module (embedded Flash Memory)
- · RAM memory module
- · BootROM memory module
- · Memory Protection Unit (MPU) module
- Peripheral Bridge PBA0
- LMB (Local Memory Bus) interface logic.

A block diagram view of the MCU, together with the main interface signals, is shown in the Figure 54.






Figure 54 MCU Block View

As shown in the **Figure 54**, the MCU interface communicates with the external world, mainly the core, via 4 AHB-Lite interfaces, Data/Code access to the NVM, BootROM and RAM plus an access to the NVM internal registers. The AMBA bus matrix block decodes the access requests coming from the masters and forwards them to the target module interface together with the required sideband signals. The AMBA bus matrix block provides all the needed interface functions between the masters and the memory peripheral. It will generate proper HSEL signals, and multiplex the response coming from the modules. In addition, the AMBA bus matrix block takes care of forwarding the transfer according the a fixed priority policy described in the AMBA chapter.

Besides the AHB-Lite and sideband signals, the MCU has access to further Core specific signals, relevant for memory protection .



12.3 NVM Module (Flash Memory)

The Flash Memory provides an embedded user-programmable non-volatile memory, allowing fast and reliable storage of user code and data.

Features

- In-system programming via LIN (Flash Mode) and SWD
- Error Correction Code (ECC) for detection of single-bit and double-bit errors and dynamic correction of single Bit errors.
- · Interrupts and signals double-bit error by NMI
- Program width of 128 byte (page)
- Minimum erase width of 128 bytes (page)
- Integrated hardware support for EEPROM emulation
- 8 byte read access
- Physical read access time: 75 ns
- Code read access acceleration integrated; read buffer and automatic pre-fetch
- Page program time: 3 ms
- Page erase (128 bytes) and sector erase (4K bytes) time: 4ms

Note: The user has to ensure that no flash operations which change the content of the flash get interrupted at any time.

The clock for the NVM is supplied with the system frequency fsys. Integrated firmware routines are provided to erase NVM, and other operations including EEPROM emulation are provided as well.

The TLE987xQX NVM module provides physical implementation of the memory module as well as needed complementary features and interface towards the core.

The TLE987xQX NVM module consists of the memory cell array and all the control circuits and registers needed to access the array itself. The up to 128 Kbyte data module is mapped in the M3 code address range 11000000H - 1101FFFFH while the dedicated SFRs are mapped in the M3 system address range 58004000H - 58007FFFH.

Access of NVM module is granted through the AMBA matrix block that forwards to the memory modules AHB-Lite interfaces the requests generated by the masters according to the defined priority policy.

12.3.1 Definitions

This section defines the nomenclature and some abbreviations. The used flash memory is a non-volatile memory ("NVM") based on a floating gate one-transistor cell. It is called "non-volatile" because the memory content is kept when the memory power supply is shut off.

12.3.1.1 General Definitions

Logical and Physical states

Erasing

The erased state of a cell is '1'. Forcing an NVM cell to this state is called erasing. Erasing is possible with a granularity of a page (see below).

Writing

The written state of a cell is '0'. Forcing an NVM cell to this state is called writing. Each bit can be individually written.

Programming



The combination of erasing and writing is called 'programming'. Programming often means also writing a previously erased page.

The wording 'write' or 'writing' are also used for accessing special function registers and the assembly buffer. The meaning depends therefore on the context.

The above listed processes have certain limitations:

Retention: This is the time during which the data of a flash cell can be read reliably. The retention time is a statistical figure that depends on the operating conditions of the flash array (temperature profile) and the accesses to the flash array. With an increasing number of program/erase cycles (see endurance) the retention is lowered. Drain and gate disturbs decrease data retention as well.

Endurance: As described above, the data retention is reduced with an increasing number of program/erase cycles. A flash cell incurs one cycle whenever its page or sector is erased. This number is called "endurance". As said for the retention, it is a statistical figure that depend on operating conditions and the use of the flash cells and on the required quality level.

Drain Disturb: Because of using a so called "one-transistor" flash cell each program access disturbs all pages of the same sector slightly. Over long these "drain disturbs" make 0 and 1 values indistinguishable and thus provoke read errors. This effect is again interrelated with the retention. A cell that incurred a high number of drain disturbs will have a lower retention. The physical sectors of the flash array are isolated from each other. So pages of a different sector do not incur a drain disturb, this effect must be therefore considered when the page erase feature is used or when re-programming an ready programmed page (implicitly causing an erase of the page before writing the new data).

Data Portions

User's Manual 318 Rev. 1.3, 2017-06-27






Figure 55 Logical structure of the NVM core

Doubleword

A doubleword consists of 64 bits. A doubleword represents the data size that is read from or written to the NVM core module within one access cycle.

Block

A block consists of one doubleword and its associated ECC data (64 bit data and 8 bit ECC). A block represents the smallest data portion that can be changed in the assembly buffer. Since the ECC protects 64 bits, when a byte is written to the assembly buffer automatically an NVM internal read of the complete block is triggered, the byte and the ECC are updated and the complete block is written back to the assembly buffer.

Mapblock

A map block consists of a module specific number of ECC -protected bits that hold the necessary information to map a physical page to a logical page.

Page

A page consists of 16 blocks and one map block.

Spare page



A spare page is an additional page in a sector used in each programming routine to allow tearing-safe programming.

Sector

A sector consists of 32 logical and 33 physical page.

12.3.2 Functional Description

The main tasks of the NVM module are reading form the memory array, writing to the assembly buffer, enabling (tearing safe) programming of a single page, provide basic in-module functionality for code protection and prefetch feature for optimized system performance. The main features are listed following:

- 128 KB memory size
- 4 KB configuration sector
- 3 ms write time per page
- · 4 ms erase time per page
- Error correction and Error Detection code (ECC and EDC)
- In module memory protection logic
- · Prefetch logic for optimized module performance

12.3.2.1 Basic Block Functions

Figure 56 shows a schematic block diagram of the NVM module






Figure 56 Schematic view of the NVM core module

12.3.2.2 Memory Cell Array

The non-volatile memory cells are organized in sectors, which consists of pages, which are structured in blocks and map block.

Page

Each page consists of 16 data blocks of 64 bits each and one map block. The map block stores the mapping information of the page in the sector. All blocks of a page are ECC-protected.

A page is the smallest granularity of data that can be changed (erased or written) within the cell array. One data block is the minimum granularity of data that can be read from the NVM module within memory read access.

Employing the integrated EEPROM emulation using the map RAM, the minimum granularity of data that can be changed in the NVM is one byte, while all other bytes in the page do not change.



Assembly Buffer

The assembly buffer is a RAM that can hold the content of one page including the mapblocK.

Sector

A sector consists of 33 physical pages. 32 pages can be logically addressed during a memory access. One page is internally used as a spare page.

Map RAM

The map RAM is a static RAM that holds the mapping of a logical page addresses to physical page addresses for each sector. Is is completely handled by the NVM programming related BootROM routines. The map-RAM currently is sized to support a max of 16 map-RAM mapped sectors.

FSM and SFR Block

This block contains the special function registers (SFRs) of the NVM module. Beside memory reads and writes to the assembly all interactions of the BootROM software with the module take places through register accesses. The finite state machine (FSM) controls the actions (e.g. read, erase and write) of the NVM module.

Analog Components

The module contains analog components to provide all the voltages necessary for erasing, writing and reading the non-volatile memory cells.

12.3.2.3 SFR Accesses

All SFRs can only be accessed through the NVM related BootROM routines, that is, the customer software cannot access the SFRs directly but has to use BootROM routines.

12.3.2.4 **Memory Read**

The NVM memory internally can be read with a minimum granularity of one block (64 data bits).

If the block is not within the memory address range of the NVM module, the module does not react at all and a different memory module may handle the access.

Memory read accesses are only possible while no FSM procedures (program, init, sleep or copy) is in progress. A memory read access while the FSM is busy is stalled as long as the FSM is busy and the access is carried out when the FSM is in idle mode again.

Since a read to the memory field takes a fixed time mostly independent of the system frequency, an optimized number of waitstates (3, 1 or, 0) is generated for different system frequencies.

Furthermore, a module internal read buffer holds the block read last. An access to an address within this block does not trigger a new reading from the memory field but is directly served from the read buffer.

To reduce system performance penalties due to the waitstates, a special local in-module prefetch unit is implemented.

12.3.2.5 Memory Write

Data is not written to the memory array directly, but to the assembly buffer and then copied into the cell array by the write sequence.

User's Manual 322 Rev. 1.3, 2017-06-27



Memory writes are handled through the BootROM software, which at first copies the existing content of a page to the assembly buffer, allows the user to modify the content of the assembly buffer and afterwards executes the programming of the data to the memory field followed by a verification step.

12.3.2.6 Timing

The target timing of the hardware sequences excluding the software overhead is shown below:

- Erase: 4.0 ms per pageWrite: 3.0 ms per page
- Program (= Erase+ Write): 7.0 ms per page

The disturb handling routine when enabled with a probability of a approximately 0.1% adds additional 7.0 ms to a page write or program operation.

12.3.2.7 Verify

The data programmed by the BootROM function is verified by the BootROM routine itself. The programmed data in the cell array is compared with the data still available in the assembly buffer. This is done using suitable hard-read levels. These hard-read levels provide a margin compared to the normal read level to ensure that the data is actually programmed with suitably distinct levels for written and erased bits.

12.3.2.8 Tearing-Safe programming

The mapping mechanism of the NVM module is used like a log-structured file system: When a page is programmed in the sector the old values are not physically overwritten, but a different physical page (spare page) is programmed in the same sector in fact. If the programming fails (e.g. because of power loss during the erase or write procedure), the old values are still present in the sector. The BootROM routines therefore can program a single page in a tearing-safe way.

When an erase or write procedure to the memory field was interrupted by a power-down, this is identified during the reconstruction of the map-RAM content after the next reset. In this case, a special routine in the BootROM (called Service Algorithm) is automatically started, identifies this tearing case of respective logical page and repairs the NVM state, ensuring that either the old or the new data (or both) are fully valid.

12.3.2.9 Disturb handling

Due to the implementation of the cell array, while writing a page into the cell array all other pages within the same sector are slightly written (disturbed) too. If some pages of a sector are changed often and other pages of the same sector only rarely, these rarely programmed pages may be disturbed too often and loose their data.

If the disturbs for a page exceed a specific value (this happens only when a different page in the same sector is programmed), the page has to be reprogrammed (refreshed). A dedicate option of the programming routines provided with the BootROM make sure that the pages are refreshed in time.

As mentioned, the refreshing of a page - when actually triggered - will double the overall programming time.

12.3.2.10 ECC and EDC

The NVM module provides all needed logic for proper error correction and detection logic. Since the block is the smallest data portion used for accessing the array in read and write, the ECC and EDC are performed at block level. Requirement is to provide a single bit ECC and 2 bits EDC per block, that is 1 bit correction over 64 data bits.

Since the ECC protects 64bits, when a byte is written to the assembly buffer automatically an NVM internal read of the complete block is triggered, the byte and the ECC are updated and the complete block is written back to the assembly buffer.



12.3.2.11 Resume from disturbed Program/Erase operation

If a NVM operation like Program or Erase was interrupted by any means, then a data integrity check of the data flash is required. The data integrity check can be done by performing a cold reset, power-up reset, pin reset, WDT1 reset or exit from SleepMode. All these resets are running through the MapRAM Initialization of the BootROM, which executes the Service Algorithm in case a data integrity issue inside the data flash was detected. The Service Algorithm tries to resolve a data integrity issue by erasing erroneous data flash pages in order to maintain an proper data flash mapping. The return value of the Service Algorithm is provided inside the register MEMSTAT to the user application. The user application has to evaluate the **MEMSTAT** register in order to perform appropriate corrective actions if needed. Furthermore the register SYS_STRTUP_STS provides status information about the MapRAM Initialization function executed during start-up. It allows the user directly to jugde the data integrity of the data flash. In case the SYS_STRTUP_STS register reports a MapRAM Initialization fail it is not recommended to perform any further write operation to the data flash, as this migh result in unrecoverable loss of data integrity inside the data flash. A reinitialization of the data flash by performing a SECTOR ERASE will then be the only solution. Instead a reset of the device might be triggered in order to execute the Service Algorithm. If even the Service Algorithm fails to resolve the data integrity issue then the data flash sector has to be reinitialized. In order to provide full reliability of the data flash module and to avoid any loss of data integrity inside the data flash the user has to ensure that no NVM operation which changes the content of the data flash module, program or erase, get interrupted at any time. Appropriate actions to support this could be:

- the capacitor at the VS input has to be dimensioned large enough to provide enough charge to the device to keep the VS supply in the specified range until the NVM operation ended normally
- check the supply voltage to be high enough and stable before a NVM operation gets started in order to end the NVM operation normally without interruption
- disable interrupts in the system before a NVM operation gets started, reenable the interrupts upon return
- avoid nested NVM operations
- trigger the WDT1 in short-open-window mode for any NVM operation
- · evaluate the return values of the NVM operations and perform corrective actions accordingly
- check the data integrity of the data flash by executing the USER_MAPRAM_INIT function and perform corrective actions accordingly

Note: The above mentioned recommendation do also apply to NVM write/erase operations to the code flash and as well as to the 100TP pages.

12.3.2.12 Code and Data Access through the AHB-Lite Interface

The system provides access to the data stored in the NVM cell array through an AHB Lite interface. Whenever the core needs to fetch instructions or read data form or write data into the NVM module, a proper AHB Lite compliant access request is forwarded by the bus matrix block into the module.

12.3.2.13 Prefetch Unit

At typical system working frequency, each NVM read access into the array takes 3 system clock cycles to move into the read buffer a complete block (containing 64 data bits). Since the on-chip micro (Cortex M3) is 32-bit microprocessor with an instruction set made of 16-bit and 32 bit opcodes, the amount of data read in 1 array access contains from a minimum of 2 to a max of 4 instructions. For this reason, in case of 32-bit instructions sequential code execution, 3 waitstates every 2 executed instructions have to be added.

In order to reduce the performance penalties due to the access time of the NVM, an internal prefetch logic is implemented. The idea is to use a prefetch unit that, assuming a sequential code execution, starts reading in a second read buffer the next 64 data bits while the system is still moving out the previously accessed data.

The idea is to have two read buffers that work interleaved: while the first read buffer is used as source of data for the AHB-Lite buffer interface, the second one is starting in parallel a new cell memory array access, assuming that data will be required in sequential order. When all the data from the first read buffer have been moved out of the



Memory Control Unit

memory module and the second one has completed the array access, then this last one will start providing data on the external bus while the first one will start prefetching next data from the array.

In case, a new non-sequential access request comes while both read buffers are filled with data not yet required by the core, the read buffer which was latest filled will be made available, flushing its content, to serve as soon as possible the non-sequential access request.

12.4 BootROM Module

The TLE987xQX BootROM module provides physical implementation of the memory module as well as needed complementary features and interface towards the core.

The BootROM module in TLE987xQX has a capacity of 24 Kbyte, organized with words of 32 bits.

The BootROM contents consists basically of three parts, used for:

startup and boot SW

Boot Strap Loader routines

User routines

12.4.1 BootROM addressing

The BootROM, as visible from the memory map, is mapped starting at the address range 00000000_{H} - $00007FFF_{H}$. After any reset, the device hardware-controlled start address is 00000000_{H} . At this location, the first instruction of the startup procedure is stored.

12.4.2 BootROM firmware program structure

The BootROM firmware provides basic functionality required to be executed after reset and routines for specific operation, such as:

Startup routines, which is the main control firmware in the BootROM executed after every reset. This routine checks which kind of reset was issued and accordingly preforms different kinds of operation to proper configure the device.

Bootstrap loader, which provides basic functionality for code and data upload via LIN or UART into the RAM or NVM module.

User routines, which provide functions for proper NVM operation handling and other useful ready-to -use routines designed for the customer.

For a complete description of the BootROM code, please refer to the BootROM Manual.

12.5 RAM Module

The TLE987xQX RAM module provides physical implementation of the memory module as well as needed complementary features and interface towards the core.

The RAM module in TLE987xQX has a capacity of up to 6 Kbyte, organized with words of 32 bits.

The module support 1 bit Error correction and 2 bits error detection per 32-bit word (actually requiring 7 bits parity per word). When an ECC error occurs, the corresponding status flag in the register EDCSTAT will be set. A double bit error can be configured via the interrupt enable bit in register EDCCON to trigger an exception.

12.5.1 RAM Addressing

The RAM, as visible from the memory map, is mapped at the address range 18000000H - 180017FFH. The module is mapped in the code area of the M3 map regions and can be used as program memory for code fetching as well as data storing.

User's Manual 325 Rev. 1.3, 2017-06-27



Memory Control Unit

12.6 Memory Protection Unit (MPU)

The target of the memory protection scheme is to prevent unauthorized read out of critical data and user IPs from the BootROM and NVM. Two memory protection schemes are offered in the TLE987xQX.

The first memory protection scheme involves the blocking of all external access to the device by firmware. Firmware will block all the boot options such that it is not possible to load and execute any external code. To enable this protection scheme a valid password must be programmed via the BootROM password routine.

The second memory protection scheme is hardware based; Instructions accessing memories executed from the unsafe memory address (e.g. RAM) that target the BootROM or NVM are blocked when the respective protection mode is enabled.



13 Interrupt System

13.1 Features

- Up to 16 interrupt nodes for on-chip peripherals
- Up to 8 NMI nodes for critical system events
- · Maximum flexibility for all 16 interrupt nodes

13.2 Introduction

Before enabling an interrupt, all corresponding interrupt status flags should be cleared.

13.2.1 Overview

The TLE987xQX supports 16 interrupt vectors with 16 priority levels. Fifteen of these interrupt vectors are assigned to the on-chip peripherals: GPT12, SSC, CCU6, DMA, Bridge Driver and A/D Converter are each assigned to one dedicated interrupt vector; while UART1 and Timer2 or UART2, External Interrupt 2 and Timer21 share interrupt vectors. Two vectors are dedicated for External Interrupt 0 and 1.

A non-maskable interrupt (NMI) with the highest priority is shared by the following:

- · Watchdog Timer, warning before overflow
- MI_CLK Watchdog Timer overflow event
- PLL, loss of lock
- · Flash, on operation complete e.g. erase.
- Oscillator watchdog detection for too low oscillation of f_{OSC}
- Flash map error
- Uncorrectable ECC error on Flash and RAM
- VSUP supply prewarning when any supply voltage drops below or exceeds any threshold.
- Overtemperature prewarning when system temperature exceeds a certain limit.

Figure 57, **Figure 60**, **Figure 61**, **Figure 62** and **Figure 62** give a general overview of the interrupt sources and nodes, and their corresponding control and status flags. **Figure 68** gives the corresponding overview for the NMI sources. The table below shows the available interrupt vectors.

Table 67 Interrupt Vector Table

Service Request	Node ID	Description	
GPT12	0/1	GPT interrupt (T2-T6, CAPIN)	
MU- ADC8/T3	2	Measurement Unit, VBG, Timer3, BEMF	
ADC1	3	ADC1 interrupt / VREF5V Overload / VREF5V OV/UV	
CCU0	4	CCU6 node 0 interrupt	
CCU1	5	CCU6 node 1 interrupt	
CCU2	6	CCU6 node 2 interrupt	
CCU3	7	CCU6 node 3 interrupt	
SSC1	8	SSC1 interrupt (receive, transmit, error)	
SSC2	9	SSC2 interrupt (receive, transmit, error)	
UART1	10	UART1 (ASC-LIN) interrupt (receive, transmit), Timer2, linsync1, LII	
UART2	11	UART2 interrupt (receive, transmit), Timer21, External interrupt (EINT2)	



Table 67 Interrupt Vector Table

Service Request	Node ID	Description
EXINT0	12	External interrupt (EINT0), MON
EXINT1	13	External interrupt (EINT1)
BDRV/CP	14	Bridge Driver / Charge Pump
DMA	15	DMA Controller

Table 68 NMI Interrupt Table

Service Request	Node	Description	
Watchdog Timer NMI	NMI	Watchdog Timer overflow	
PLL NMI	NMI	PLL Loss-of-Lock	
NVM Operation Complete NMI	NMI	NVM Operation Complete	
Overtemperature NMI	NMI	System Overtemperature	
Oscillator Watchdog NMI	NMI	Oscillator Watchdog / MI_CLK Watchdog Timer Overflow	
NVM Map Error NMI	NMI	NVM Map Error	
ECC Error NMI	NMI	RAM / NVM Uncorrectable ECC Error	
Supply Prewarning NMI	NMI	Supply Prewarning	



13.3 Functional Description

13.3.1 Interrupt Node Assignment

13.3.1.1 Interrupt Node 0 and 1 - GPT12 Timer Module




Figure 57 Interrupt Request Sources 0 and 1 (GPT12)



13.3.1.2 Interrupt Node 2 - Measurement Unit




Figure 58 Interrupt Request Sources 2 (MU)



13.3.1.3 Interrupt Node 3 - 10 Bit ADC (ADC1)




Figure 59 Interrupt Request Sources 3 (ADC1)



13.3.1.4 Interrupt Nodes 4/5/6/7 - Capture Compare Unit (CCU6)




Figure 60 Interrupt Request Sources 4, 5, 6, 7 (CCU6)



13.3.1.5 Interrupt Node 8 and 9 - SSC1/SSC2




Figure 61 Interrupt Request Sources 8 and 9 (SSC)

13.3.1.6 Interrupt Node 10 - UART1/LIN Transceiver




Figure 62 Interrupt Request Source 10 (UART1)



13.3.1.7 Interrupt Node 11 - UART2




Figure 63 Interrupt Request Source 11 (UART2)



13.3.1.8 Interrupt Node 12 - External Interrupt 0/MON




Figure 64 Interrupt Request Sources 12 (Interrupt)

13.3.1.9 Interrupt Node 13 - External Interrupt 1




Figure 65 Interrupt Request Sources 13 (Interrupt)



13.3.1.10 Interrupt Node 14 - Bridge Driver




Figure 66 Interrupt Request Sources 14 (Bridge Driver)



13.3.1.11 Interrupt Node 15 - DMA Controller




Figure 67 Interrupt Request Sources 15 (DMA)



13.3.1.12 Non Maskable Interrupt (NMI)




Figure 68 Non-Maskable Interrupt Request Source



13.3.1.13 Interrupt Flags Overview

Table 69 All Interrupt Flags and Enable

Service Request		Level/Edge	Duration	SFR Flag	Interrupt Enable
ocivioc request	Node ID	Sensitive	Burution	or K r lug	metrupe Enable
None Maskable II	nterrupts				
OT NMI		,			
SYS_OTWARN	NMI	edge	set until cleared by software	SCUPM. SYS_IS .SYS_OT WARN_IS	SCUPM. SYS_IRQ_CTRL . SYS_OTWARN_IE
SYS_OT	NMI	edge	set until cleared by software	SCUPM. SYS_IS .SYS_OT _IS	SCUPM.SYS_IRQ_CTRL. SYS_OT_IE
PMU_OTWARN	NMI	edge	set until cleared by software	SCUPM. SYS_IS .PMU_OT WARN_IS	SCUPM.SYS_IRQ_CTRL. PMU_OTWARN_IE
PMU_OT	NMI	edge	set until cleared by software	SCUPM. SYS_IS .PMU_OT _IS	SCUPM. SYS_IRQ_CTRL . PMU_OT_IE
Supply NMI					
PREWARN_SUP MON_UV	NMI	edge	set until cleared by software	SCUPM.SYS_SUPPLY_IR Q_STS.MON_UV_IS	SCUPM.SYS_SUPPLY_IR Q_CTRL.MON_UV_IE
PREWARN_SUP VS_UV	NMI	edge	set until cleared by software	SCUPM.SYS_SUPPLY_IR Q_STS.VS_UV_IS	SCUPM.SYS_SUPPLY_IR Q_CTRL.VS_UV_IE
PREWARN_SUP VDD5V_UV	NMI	edge	set until cleared by software	SCUPM.SYS_SUPPLY_IR Q_STS.VDD5V_UV_IS	SCUPM.SYS_SUPPLY_IR Q_CTRL.VDD5V_UV_IE
PREWARN_SUP VDD1V5_UV	NMI	edge	set until cleared by software	SCUPM.SYS_SUPPLY_IR Q_STS.VDD1V5_UV_IS	SCUPM.SYS_SUPPLY_IR Q_CTRL.VDD1V5_UV_IE
PREWARN_SUP MON_OV	NMI	edge	set until cleared by software	SCUPM.SYS_SUPPLY_IR Q_STS.MON_OV_IS	SCUPM.SYS_SUPPLY_IR Q_CTRL.MON_OV_IE
PREWARN_SUP VS_OV	NMI	edge	set until cleared by software	SCUPM.SYS_SUPPLY_IR Q_STS.VS_OV_IS	SCUPM.SYS_SUPPLY_IR Q_CTRL.VS_OV_IE
PREWARN_SUP VDD5V_OV	NMI	edge	set until cleared by software	SCUPM.SYS_SUPPLY_IR Q_STS.VDD5V_OV_IS	SCUPM.SYS_SUPPLY_IR Q_CTRL.VDD5V_OV_IE
PREWARN_SUP VDD1V5_OV	NMI	edge	set until cleared by software	SCUPM.SYS_SUPPLY_IR Q_STS.VDD1V5_OV_IS	SCUPM.SYS_SUPPLY_IR Q_CTRL.VDD1V5_OV_IE



Table 69 All Interrupt Flags and Enable (cont'd)

Service Request	Node ID	Level/Edge Sensitive	Duration	SFR Flag	Interrupt Enable
VDDP_OVERVO LT	NMI	level	set until cleared by software	PMU.PMU_SUPPLY_STS .PMU_5V_OVERVOLT	PMU.PMU_SUPPLY_STS .PMU_5V_FAIL_EN
VDDP_OVERLO AD	NMI	level	set until cleared by software	PMU.PMU_SUPPLY_STS .PMU_5V_OVERLOAD	PMU.PMU_SUPPLY_STS .PMU_5V_FAIL_EN
VDDC_OVERVO LT	NMI	level	set until cleared by software	PMU.PMU_SUPPLY_STS .PMU_1V5_OVERVOLT	PMU.PMU_SUPPLY_STS .PMU_1V5_FAIL_EN
VDDC_OVERLO AD	NMI	level	set until cleared by software	PMU.PMU_SUPPLY_STS .PMU_1V5_OVERLOAD	PMU.PMU_SUPPLY_STS .PMU_1V5_FAIL_EN
VDDEXT_OVER VOLT	NMI	level	set until cleared by software	PMU.VDDEXT_CTRL.OV ERVOLT	PMU.VDDEXT_CTRL.FAI L_EN
VDDEXT_OVER LOAD	NMI	level	set until cleared by software	PMU.VDDEXT_CTRL.OV ERLOAD	PMU.VDDEXT_CTRL.FAI L_EN
VDDEXT_SHOR T	NMI	level	set until cleared by software	PMU.VDDEXT_CTRL.SH ORT	PMU.VDDEXT_CTRL.FAI L_EN
MI_CLK CLKWDT	NMI	level		SCU.NMISR.FNMIOWD SCU.APCLK1.APCLK1ST S	SCU.NMICON.NMIOWD SCU.APCLK_CTRL1.CLK WDT_IE
TFILT_CLK CLKWDT	NMI	level		SCU.NMISR.FNMIOWD SCU.APCLK2.APCLK2ST S	SCU.NMICON.NMIOWD SCU.APCLK_CTRL1.CLK WDT_IE
(HP)Oscillator CLKWDT	NMI	level		SCU.OSC_CON.OSC2L	SCU.NMICON.NMIOWD
ECC Error NMI					
RAM Uncorrectable	NMI	level	set until cleared by software	SCU. EDCSTAT .RDBE	SCU. EDCCON .RIE
NVM Uncorrectable	NMI	level	set until cleared by software	SCU. EDCSTAT .NVMDBE	SCU. EDCCON .NVMIE
Supply Prewarning	NMI	level	set until cleared by software	SCU. NMISR .FNMISUP	SCU.NMICON.NMISUP
INTISR<0/1> → GPT12					
GPT12-T2	0	level	2 per_clk cycles	SCU. GPT12IRC .T2	SCU. GPT12IEN .T2IE
GPT12E T3	0	level	2 per_clk cycles	SCU. GPT12IRC .T3	SCU. GPT12IEN .T3IE



Table 69 All Interrupt Flags and Enable (cont'd)

Cycles Cycles	Service Request	Node ID	Level/Edge Sensitive	Duration	SFR Flag	Interrupt Enable
Cycles Cycles	GPT12E T4	0	level	. –	SCU. GPT12IRC .T4	SCU. GPT12IEN .T4IE
Cycles Cycles CAPREL CAPREL CAPREL CAPREL CAPREL CAPREL Cycles CAPREL CAPREL Cycles CYcles	GPT12E T5	1	level	. –	SCU. GPT12IRC .T5	SCU. GPT12IEN .T5IE
CAPREL Cycles INTISR<2>→ MU ADC2 ESM 2 Ievel Set until cleared by software T3L overflow 2 Ievel Set until cleared by software T3H overflow SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_PHW_ZCLOW_IS T3H OVERFLOW SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_PHW_ZCLOW_IS T3H OVERFLOW SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_PHW_ZCLOW_IS T3H OVERFLOW SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_PHW_ZCLOW_IS T3H OVERFLOW SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_PHW_ZCLOW_IS T3H OVERFLOW SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_PHW_ZCLOW_IS T3H OVERFLOW SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_PHW_ZCLOW_IS T3H OVERFLOW SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_I	GPT12E T6	1	level		SCU. GPT12IRC .T6	SCU. GPT12IEN .T6IE
ADC2 ESM 2 level set until cleared by software T3L overflow 2 level set until cleared by software T3L overflow 2 level set until cleared by software T3H overflow 2 level set until cleared by software T3H overflow 2 level set until cleared by software T3H overflow 2 level set until cleared by software REF_BG_LO 2 level set until cleared by software REF_BG_HI 2 level set until cleared by software REF_BG_HI 2 level set until cleared by software PHU_ZCLOW 2 level set until cleared by software PHU_ZCLOW 2 level set until cleared by software PHU_ZCLOW 2 level set until cleared by software PHV_ZCLOW 2 level set until set until cleared by software PHV_ZCLOW 2 level set until cleared by software PHV_ZCLOW 2 level set until cleared by software PHV_ZCLOW 2 level set until cleared by software PHV_ZCLOW 2 level set until set until cleared by software PHW_ZCLOW 2 level set until set until cleared by software PHW_ZCLOW 2 level set until set until cleared by software PHW_ZCLOW 2 level set until SCUPM.SYS_IS.PHV_ZC SCUPM.SYS_PHV_ZCLOW_SOFTWARE PHW_ZCLOW 2 level set until SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_PHW_ZCLOW_SOFTWARE PHW_ZCLOW 2 level set until SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_PHW_ZCLOW_SOFTWARE	-	0/1	level	. –	SCU. GPT12IRC .CR	SCU. GPT12IEN .CRIE
Cleared by software SM_IS	INTISR<2> → MU		,		-	
Cleared by software STS	ADC2 ESM	2	level	cleared by		SCUPM.SYS_IRQ_CTRL. ADC2_ESM_IE
Cleared by software STS	T3L overflow	2	level	cleared by		TIMER3.CTRL.T3L_OVF_ IE
cleared by software with software with software software with software w	T3H overflow	2	level	cleared by		TIMER3.CTRL.T3H_OVF_ IE
Cleared by software Set until cleared by software PHV_ZCLOW 2 level Set until cleared by software PHV_ZCLOW 2 level Set until cleared by software PHV_ZCLOW 2 level Set until cleared by software PHV_ZCLOW 2 level Set until cleared by software PHV_ZCLOW 2 level Set until cleared by software PHV_ZCLOW 2 level Set until cleared by software PHV_ZCLOW 2 level Set until cleared by software PHV_ZCLOW 2 level Set until cleared by software PHV_ZCLOW 2 level Set until cleared by software PHW_ZCLOW 2 level Set until SCUPM.SYS_IS.PHV_ZC SCUPM.SYS_PHV_ZCLOW Software PHW_ZCLOW 2 level Set until Cleared by software SCUPM.SYS_IS.PHW_ZCLOW SOftware PHW_ZCHI 2 level Set until SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_PHW_ZCLOW_SOftware PHW_ZCHI 2 level Set until SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_PHW_ZCLOW_SOFTWARE SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_PHW_ZCLOW_SOFTWARE SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_PHW_ZCLOW_SOFTWARE SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_PHW_ZCLOW_SOFTWARE SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_PHW_ZCLOW_SOFTWARE SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_PHW_ZCLOW_SOFTWARE SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_PHW_ZCLOW_SOFTWARE SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_PHW_ZCLOW_SOFTWARE SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_PHW_ZCLOW_SOFTWARE SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_SCU	REF_BG_LO	2	level	cleared by	LOTHWARN_IS MF.REF1_STS.REFBG_L	SCUPM.SYS_IRQ_CTRL. REFBG_LOTHWARN_IE
Cleared by software PHU_ZCHI 2 level set until cleared by software PHV_ZCLOW 2 level set until cleared by software PHV_ZCLOW 2 level set until cleared by software PHV_ZCHI 2 level set until cleared by software PHV_ZCHI 2 level set until cleared by software PHV_ZCHI 2 level set until cleared by software PHW_ZCLOW 2 level set until cleared by software PHW_ZCLOW 2 level set until cleared by software PHW_ZCLOW 2 level set until cleared by software PHW_ZCLOW 2 level set until cleared by software PHW_ZCHI 2 level set until cleared by software PHW_ZCHI 2 level set until cleared by software PHW_ZCHI 2 level set until cleared by software PHW_ZCHI 2 level set until SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_PHW_ZCLOW_SYS_PHW_ZCLO	REF_BG_HI	2	level	cleared by	UPTHWARN_IS MF.REF1_STS.REFBG_U	SCUPM.SYS_IRQ_CTRL. REFBG_UPTHWARN_IE
Cleared by software PHV_ZCLOW 2 level set until Cleared by Software PHV_ZCHI 2 level set until SCUPM.SYS_IS.PHV_ZC PHV_ZCLOW Software PHV_ZCHI 2 level set until SCUPM.SYS_IS.PHV_ZC SCUPM.SYS Cleared by Software PHW_ZCLOW 2 level set until SCUPM.SYS_IS.PHW_ZC PHV_ZCHI_I Cleared by Software PHW_ZCHI 2 level set until SCUPM.SYS_IS.PHW_ZC PHW_ZCLOW Software PHW_ZCHI 2 level set until SCUPM.SYS_IS.PHW_ZC SCUPM.SYS PHW_ZCHI SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_IS.PHW_ZC SCUPM.SYS	PHU_ZCLOW	2	level	cleared by		SCUPM.SYS_IRQ_CTRL. PHU_ZCLOW_IE
Cleared by software PHV_ZCHI 2 level set until SCUPM.SYS_IS.PHV_ZC SCUPM.SYS PHV_ZCHI_I Software PHW_ZCLOW 2 level set until SCUPM.SYS_IS.PHW_ZC SCUPM.SYS Cleared by software PHW_ZCHI_I SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_IS.PHW_ZCLOW_SOFTWARE PHW_ZCHI 2 level set until SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_IS.PHW_ZCLOW_SOFTWARE	PHU_ZCHI	2	level	cleared by		SCUPM.SYS_IRQ_CTRL. PHU_ZCHI_IE
Cleared by software PHW_ZCLOW 2 level set until Cleared by software PHW_ZCHI_IS SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_IS.PHW_ZCLOW_IS PHW_ZCHI 2 level set until SCUPM.SYS_IS.PHW_ZC SCUPM.P	PHV_ZCLOW	2	level	cleared by		SCUPM.SYS_IRQ_CTRL. PHV_ZCLOW_IE
cleared by software Cleared by software PHW_ZCLOV SCUPM.SYS_IS.PHW_ZC SCUPM.SYS_IS.PHW	PHV_ZCHI	2	level	cleared by		SCUPM.SYS_IRQ_CTRL. PHV_ZCHI_IE
	PHW_ZCLOW	2	level	cleared by		SCUPM.SYS_IRQ_CTRL. PHW_ZCLOW_IE
software software	PHW_ZCHI	2	level	cleared by	SCUPM. SYS_IS .PHW_ZC HI_IS	SCUPM.SYS_IRQ_CTRL. PHW_ZCHI_IE



Table 69 All Interrupt Flags and Enable (cont'd)

Service Request	Node ID	Level/Edge Sensitive	Duration	SFR Flag	Interrupt Enable
ADC1 CH0	3	level	set until cleared by software	ADC1.IS.CH0_STS	ADC1.IE.CH0_IE
ADC1 CH1	3	level	set until cleared by software	ADC1.IS.CH1_STS	ADC1.IE.CH1_IE
ADC1 CH2	3	level	set until cleared by software	ADC1.IS.CH2_STS	ADC1.IE.CH2_IE
ADC1 CH3	3	level	set until cleared by software	ADC1.IS.CH3_STS	ADC1.IE.CH3_IE
ADC1 CH4	3	level	set until cleared by software	ADC1.IS.CH4_STS	ADC1.IE.CH4_IE
ADC1 CH5	3	level	set until cleared by software	ADC1.IS.CH5_STS	ADC1.IE.CH5_IE
ADC1 CH6	3	level	set until cleared by software	ADC1.IS.CH6_STS	ADC1.IE.CH6_IE
ADC1 CH7	3	level	set until cleared by software	ADC1.IS.CH7_STS	ADC1.IE.CH7_IE
ADC1 ESM	3	level	set until cleared by software	ADC1.IS.ESM_STS	ADC1.IE.ESM_IE
ADC1 EIM	3	level	set until cleared by software	ADC1.IS.EIM_STS	ADC1.IE.EIM_IE
VREF5V Overload	3	level	set until cleared by software	SCUPM. SYS_IS .VREF5V _OVL_IS	SCUPM.SYS_IRQ_CTRL. VREF5V_OVL_IE
VREF5V_UPTH (VAREF)	3	level	set until cleared by software	SCUPM.SYS_IS.VREF5V _UPTH_IS	SCUPM.SYS_IRQ_CTRL. VREF5V_UPTH_IE
VREF5V_LOTH (VAREF)	3	level	set until cleared by software	SCUPM.SYS_IS.VREF5V _LOWTH_IS	SCUPM.SYS_IRQ_CTRL. VREF5V_LOWTH_IE
INTISR<4,5,6,7>	→ CCU6				
CCU0 ¹⁾ Node 0 (SR0)	4	level	2 per_clk cycles	SCU.IRCON3.CCU6SR0	CPU. NVIC_ISER0 .Int_CC U6SR0
CCU1 ¹⁾ Node 1 (SR1)	5	level	2 per_clk cycles	SCU.IRCON3.CCU6SR1	CPU. NVIC_ISER0 .Int_CC U6SR1



Table 69 All Interrupt Flags and Enable (cont'd)

Service Request	Node ID	Level/Edge Sensitive	Duration	SFR Flag	Interrupt Enable
CCU2 ¹⁾ Node 2 (SR2)	6	level	2 per_clk cycles	SCU.IRCON4.CCU6SR2	CPU.NVIC_ISER0.Int_CC U6SR2
CCU3 ¹⁾ Node 3 (SR3)	7	level	2 per_clk cycles	SCU.IRCON4.CCU6SR3	CPU.NVIC_ISER0.Int_CC U6SR3
INTISR<8,9> → S	SC1/SSC2	2			
SSC1 Error	8	level	2 per_clk cycles	SCU.IRCON1.EIR	SCU.MODIEN1.EIREN
SSC1 Transmit	8	level	2 per_clk cycles	SCU.IRCON1.TIR	SCU.MODIEN1.TIREN
SSC1 Receive	8	level	2 per_clk	SCU.IRCON1.RIR	SCU.MODIEN1.RIREN
SSC2 Error	9	level	2 per_clk	SCU.IRCON2.EIR	SCU.MODIEN2.EIREN
SSC2 Transmit	9	level	2 per_clk	SCU.IRCON2.TIR	SCU.MODIEN2.TIREN
SSC2 Receive	9	level	2 per_clk	SCU.IRCON2.RIR	SCU.MODIEN2.RIREN
INTISR<10,11> →	UART1/U	JART2	,		
UART1 Receive	10	level	copy of RI bit, set until cleared by software	UART1. SCON .RI	SCU.MODIEN1.RIEN
UART1 Transmit	10	level	copy of TI bit, set until cleared by software	UART1. SCON .TI	SCU.MODIEN1.TIEN
UART2 Receive	11	level	copy of RI bit, set until cleared by software	UART2.SCON.RI	SCU.MODIEN2.RIEN
UART2 Transmit	11	level	copy of TI bit, set until cleared by software	UART2.SCON.TI	SCU.MODIEN2.TIEN
LIN sync byte error	10	level		SCU.LINST.ERRSYN	SCU.LINST.SYNEN
LIN end of sync byte	10	level		SCU. LINST .EOFSYN	SCU.LINST.SYNEN
Timer2 Overflow	10	level		TIMER2.T2CON.TF2	TIMER2.T2CON1.TF2EN



Table 69 All Interrupt Flags and Enable (cont'd)

Table 69 All Interrupt Flags and Enable (cont'd)					
Service Request	Node ID	Level/Edge Sensitive	Duration	SFR Flag	Interrupt Enable
Timer2 T2EX	10			TIMER2.T2CON.EXF2	TIMER2. T2CON1 .EXF2E
LIN OT	10	level		LIN.CTRL_STS.OT_STS	SCUPM. SYS_IRQ_CTRL . LIN_OT_IE
LIN OC	10	level		LIN.CTRL_STS.OC_STS	SCUPM.SYS_IRQ_CTRL. LIN_OC_IE
TxD_TMOUT	10			LIN.CTRL_STS.TXD_TM OUT_STS	SCUPM. SYS_IRQ_CTRL . LIN_TMOUT_IE
Timer21 Overflow	11	level		TIMER21.T2CON.TF2	TIMER21.T2CON1.TF2EN
T21EX	11			TIMER21. T2CON .EXF2	TIMER21. T2CON1 .EXF2E
EINT2	11			SCU.IRCON0.EXINT2R/F	SCU.MODIEN2.EXINT2_E
INTISR<12,13> →	EXTINT1	/EXTINT2			
exint0	12	level		SCU.IRCONO.EXINTOR/F	SCU.MODIEN3.IE0
MON	12	level		SCU.IRCONO.MONR/F	SCU.MODIEN3.MONIE
exint1	13	level		SCU.IRCON0.EXINT1R/F	SCU.MODIEN4.IE1
INTISR<14> → Br	idge Drive	er			
BDRV/CP	14	level	set until	SCUPM.BDRV_IS.VSD_L	SCUPM.BDRV_IRQ_CTR
VSD Lower Threshold			cleared by software	OWTH_IS	L.VSD_LOWTH_IE
BDRV/CP VSD Upper Threshold	14	level	set until cleared by software	SCUPM.BDRV_IS.VSD_U PTH_IS	SCUPM.BDRV_IRQ_CTR L.VSD_UPTH_IE
BDRV/CP VCP Lower Threshold	14	level	set until cleared by software	SCUPM.BDRV_IS.VCP_L OWTH_IS	SCUPM.BDRV_IRQ_CTR L.VCP_LOWTH_IE
BDRV/CP VCP Upper Threshold	14	level	set until cleared by software	SCUPM.BDRV_IS.VCP_U PTH_IS	SCUPM.BDRV_IRQ_CTR L.VCP_UPTH_IE
BDRV/CP LS1 Over Current (OC)	14	level	set until cleared by software	SCUPM.BDRV_IS.LS1_O C_IS	SCUPM.BDRV_IRQ_CTR L.LS1_OC_IE
BDRV/CP HS1 Over Current (OC)	14	level	set until cleared by software	SCUPM.BDRV_IS.HS1_O C_IS	SCUPM.BDRV_IRQ_CTR L.HS1_OC_IE
BDRV/CP LS2 Over Current (OC)	14	level	set until cleared by software	SCUPM.BDRV_IS.LS2_O C_IS	SCUPM.BDRV_IRQ_CTR L.LS2_OC_IE
BDRV/CP HS2 Over Current (OC)	14	level	set until cleared by software	SCUPM.BDRV_IS.HS2_O C_IS	SCUPM.BDRV_IRQ_CTR L.HS2_OC_IE



Table 69 All Interrupt Flags and Enable (cont'd)

Table 69 All Interrupt Flags and Enable (confid)					
Service Request	Node ID	Level/Edge Sensitive	Duration	SFR Flag	Interrupt Enable
BDRV/CP LS3 Over Current (OC)	14	level	set until cleared by software	SCUPM.BDRV_IS.LS3_O C_IS	SCUPM.BDRV_IRQ_CTR L.LS3_OC_IE
BDRV/CP HS3 Over Current (OC)	14	level	set until cleared by software	SCUPM.BDRV_IS.HS3_O C_IS	SCUPM.BDRV_IRQ_CTR L.HS3_OC_IE
BDRV/CP LS1 Drain-Source Monitoring (DS)	14	level	set until cleared by software	SCUPM.BDRV_IS.LS1_D S_IS BDRV.CTRL1.LS1_DS_S TS	SCUPM.BDRV_IRQ_CTR L.LS1_DS_IE
BDRV/CP HS1 Drain- Source Monitoring (DS)	14	level	set until cleared by software	SCUPM.BDRV_IS.HS1_D S_IS BDRV.CTRL1.HS1_DS_S TS	SCUPM.BDRV_IRQ_CTR L.HS1_DS_IE
BDRV/CP LS2 Drain-Source Monitoring (DS)	14	level	set until cleared by software	SCUPM.BDRV_IS.LS2_D S_IS BDRV.CTRL1.LS2_DS_S TS	SCUPM.BDRV_IRQ_CTR L.LS2_DS_IE
BDRV/CP HS2 Drain- Source Monitoring (DS)	14	level	set until cleared by software	SCUPM.BDRV_IS.HS2_D S_IS BDRV.CTRL1.HS2_DS_S TS	SCUPM.BDRV_IRQ_CTR L.HS2_DS_IE
BDRV/CP LS3 Drain-Source Monitoring (DS)	14	level	set until cleared by software	SCUPM.BDRV_IS.LS3_D S_IS BDRV.CTRL2.LS3_DS_S TS	SCUPM.BDRV_IRQ_CTR L.LS3_DS_IE
BDRV/CP HS3 Drain- Source Monitoring (DS)	14	level	set until cleared by software	SCUPM.BDRV_IS.HS3_D S_IS BDRV.CTRL2.HS3_DS_S TS	SCUPM.BDRV_IRQ_CTR L.HS3_DS_IE
INTISR<15> → DI	MA Contro	oller	T		
DMA Channel 4 Src: ADC1 Ch0	15	level	set until cleared by software	SCU.DMAIRC1.CH1	SCU.DMAIEN1.CH1IE
DMA Channel 5 Src: ADC1 Ch1	15	level	set until cleared by software	SCU.DMAIRC1.CH2	SCU.DMAIEN1.CH2IE
DMA Channel 6 Src: ADC1 Ch2	15	level	set until cleared by software	SCU.DMAIRC1.CH3	SCU.DMAIEN1.CH3IE
DMA Channel 7 Src: ADC1 Ch3	15	level	set until cleared by software	SCU.DMAIRC1.CH4	SCU.DMAIEN1.CH4IE



Table 69 All Interrupt Flags and Enable (cont'd)

Service Request	Node ID	Level/Edge Sensitive	Duration	SFR Flag	Interrupt Enable
DMA Channel 8 Src: ADC1 Ch4	15	level	set until cleared by software	SCU.DMAIRC1.CH5	SCU.DMAIEN1.CH5IE
DMA Channel 9 Src: ADC1 Ch5 or CCU6 ZM	15	level	set until cleared by software	SCU. DMAIRC1 .CH6	SCU.DMAIEN1.CH6IE
DMA Channel 10 Src: ADC1 Ch6	15	level	set until cleared by software	SCU. DMAIRC1 .CH7	SCU.DMAIEN1.CH7IE
DMA Channel 11 Src: ADC1 Ch7 or CCU6 PM	15	level	set until cleared by software	SCU.DMAIRC1.CH8	SCU.DMAIEN1.CH8IE
DMA Channel 12 Src: GPT12E, or TIMER3	15	level	set until cleared by software	SCU. DMAIRC2 .GPT12	SCU. DMAIEN2 .GPT12IE
DMA Channel 0 Src: ADC1 Sequence	15	level	set until cleared by software	SCU. DMAIRC2 .TRSEQ1D Y	SCU. DMAIEN2 .TRSEQ1R DYIE
DMA Channel 1 Src: ADC1 ESM	15	level	set until cleared by software	SCU. DMAIRC2 .TRSEQ2D Y	SCU. DMAIEN2 .TRSEQ2R DYIE
DMA Channel 2 Src: SSC Transmit	15	level	set until cleared by software	SCU.DMAIRC2.SSC1RDY	SCU.DMAIEN2.SSCTXIE
DMA Channel 3 Src: SSC Receive	15	level	set until cleared by software	SCU.DMAIRC2.SSC2RDY	SCU.DMAIEN2.SSCRXIE

¹⁾ Each CCU6 interrupt can be assigned to any of the CCU6 interrupt nodes [3:0] via CCU6 registers CCU6.INP.



13.3.2 Interrupt Structure

An interrupt event source may be generated from the on-chip peripherals or from external. Detection of interrupt events is controlled by the respective on-chip peripherals. Interrupt status flags are available for determining which interrupt event has occurred, especially useful for an interrupt node which is shared by several event sources. Each interrupt node (except NMI) has a global enable/disable bit. In most cases, additional enable bits are provided for enabling/disabling particular interrupt events (provided for NMI events). No interrupt will be requested for any occurred event that has its interrupt enable bit disabled.

There is an interrupt masking bit EA available, which is used to globally enable or disable all interrupt requests (except NMI) to the core. Resetting bit EA to 0 only masks the pending interrupt requests from the core, but does not block the capture of incoming interrupt requests.

13.3.2.1 Interrupt Structure 1

For interrupt structure 1 (see Figure 69), the interrupt event will set the interrupt status flag which doubles as a pending interrupt request to the core. An active pending interrupt request will interrupt the core only if it is corresponding interrupt node is enabled. Once an interrupt node is serviced (interrupt acknowledged), its pending interrupt request (represented by the interrupt status flag) may be automatically cleared by hardware (the core).




Figure 69 Interrupt Structure 1

For the TLE987xQX, interrupt sources like ADC1, MU and Bridge Driver (each have a dedicated interrupt node) will have their respective interrupt status flags in the dedicated registers. This flags are not cleared by the core once their corresponding pending interrupt request is serviced. They have to cleared by software. For the UART which has its dedicated interrupt node, interrupt status flags RI and TI in register SCON will not be cleared by the core even when its pending interrupt request is serviced. The UART interrupt status flags (and hence the pending interrupt request) can only be cleared by software.

Note: The supply prewarning NMI, prewarning overtemperature & MI_CLK WDT NMI events are of interrupt structure 1. However, only the supply prewarning NMI request source is of interrupt structure 1.

13.3.3 Interrupt Source and Vector

Each interrupt event source has an associated interrupt vector address for the interrupt node it belongs to. This vector is accessed to service the corresponding interrupt node request. The interrupt service of each interrupt node can be individually enabled or disabled via an enable bit. The assignment of the TLE987xQX interrupt sources to the interrupt vector address and the corresponding interrupt node enable bits are summarized in Table 67.



Table 70 Interrupt Vector Address

Interrupt Node	Assignment for TLE987xQX	Enable Bit	SFR	
NMI	Watchdog Timer NMI	NMIWDT	NMICON	
	PLL NMI	NMIPLL		
	NVM Operation Complete NMI	NMINVM		
	Overtemperature NMI	NMIOT		
	Oscillator Watchdog NMI	NMIOWD		
	NVM Map Error NMI	NMIMAP		
	ECC Error NMI	NMIECC		
	Supply Prewarning NMI	NMISUP		
NTISR[0]	GPT1_T2, GPT1_T3, GPT1_T4	GPT12	GPT12IEN	
NTISR[1]	GPT2_T5, GPT2_T6, GPT2_CR	GPT12	GPT12IEN	
NTISR[2]	MU/Timer3	EMU	Timer3_CTRL SYS_IRQ_CTRL	
NTISR[3]	ADC1		ADC1	
	VREF5V	SYS_IRQ_CTRL		
NTISR[4]	CCU6 Node 0	CCU6SR0	IRCON3.0	
NTISR[5]	CCU6 Node 1	CCU6SR1	IRCON3.4	
NTISR[6]	CCU6 Node 2	CCU6SR2	IRCON4.0	
NTISR[7]	CCU6 Node 3	CCU6SRC3	IRCON4.4	
NTISR[8]	SSC1	EIREN	MODIEN1.0	
		TIREN	MODIEN1.1	
		RIREN	MODIEN1.2	
NTISR[9]	SSC2	EIREN	MODIEN2.0	
		TIREN	MODIEN2.1	
		RIREN	MODIEN2.2	
NTISR[10]	UART1 Receive	RIEN1	MODIEN1.6	
	UART1 Transmit	TIEN1	MODIEN1.7	
	Timer 2 Overflow	TF2EN	T2_T2CON1.1	
	T2EX	EXF2EN	T2_T2CON1.0	
	LIN_OT_STS	LIN_CTRL_STS	LIN_CTRL_STS	
	LIN_OC_STS		LIN_CTRL_STS	
	TXD_TMOUT		LIN_CTRL_STS/	
	EOFSYN	SYNEN	SYNCST	
	ERRSYN			
NTISR[11]	UART2 Receive	RIEN2	MODIEN2.6	
	UART2 Transmit	TIEN2	MODIEN2.7	
	EINT2	EXINT2	IRCON0.2	
	Timer 21 Overflow	TF2EN/	T21T2CON1.1	
	T21EX	EXF2EN	T21T2CON1.0	
NTISR[12]	EINT0	IE0	MODIEN3.0	
NTISR[13]	EINT1	IE1	MODIEN4.0	



Table 70 Interrupt Vector Address (cont'd)

Interrupt Node	rrupt Node Assignment for TLE987xQX Enable Bit		SFR		
INTISR[14]	BDRV-VDS(1-6) CP-UV, CP-OV	BRDRV_IS	BRDRV_IRQ_CTR L		
INTISR[15]	DMA	ECCIP3	DMA TRSEQ SSC1 SSC2		

13.3.4 Interrupt Priority

An interrupt that is currently being serviced can only be interrupted by a higher-priority interrupt, but not by another interrupt of the same or lower priority. Hence, an interrupt of the highest priority cannot be interrupted by any other interrupt request.

If two or more requests of different priority levels are received simultaneously, the request with the highest priority is serviced first. If requests of the same priority are received simultaneously, an internal polling sequence determines which request is serviced first. Thus, within each priority level, there is a second priority structure determined by the polling sequence as shown in **Table 69**.

Table 71 Interrupt Node Table

Service Request	Node ID	Description	
GPT1	0	GPT1 interrupt (T2-T4)	
GPT2	1	GPT2 interrupt (T5-T6, CR)	
ADC2/Timer3	2	ADC2, Measurement Unit, VBG, Timer3, BEMF	
ADC1	3	ADC1 interrupt / VREF5V Overload / VREF5V OV/UV	
CCU0	4	CCU6 node 0 interrupt	
CCU1	5	CCU6 node 1 interrupt	
CCU2	6	CCU6 node 2 interrupt	
CCU3	7	CCU6 node 3 interrupt	
SSC1	8	SSC1 interrupt (receive, transmit, error)	
SSC2	9	SSC2 interrupt (receive, transmit, error)	
UART1	10	UART1 (ASC-LIN) interrupt (receive, transmit), Timer2, linsync1, LIN	
UART2	11	UART2 interrupt (receive, transmit), Timer21, linsync2, External interrupt (EINT2)	
EXINT0	12	External interrupt (EINT0), wakeup	
EXINT1	13	External interrupt (EINT1)	
BDRV/CP	14	Bridge Driver / Charge Pump	
DMA	15	DMA Controller	

The interrupt priority is configured in the corresponding NVIC control register:

Table 72

Register Short name	Register Long Name	Offset Address	Reset Value
NVIC_IPR0	Interrupt Priority	400 _H	0000 0000 _H
NVIC_IPR1	Interrupt Priority	404 _H	0000 0000 _H



Table 72

Register Short name	Register Long Name	Offset Address	Reset Value
NVIC_IPR2	Interrupt Priority	408 _H	0000 0000 _H
NVIC_IPR3	Interrupt Priority	40C _H	0000 0000 _H

For further description see ARM_Architecture_v7n_Reference_Manual.

13.4 Interrupt Handling

See also ARM_Architecture_v7n_Reference_Manual. The most important Interrupt Registers are listed below. This registers are dedicated to the 16 available interrupt nodes. For all nodes which are a combination of several interrupt requests, the corresponding control and status registers are located in the System Control Unit (SCU) or the System Control Unit for the Power Modules (SCU_PM).

Table 73

Register Short name	Register Long Name	Offset Address	Reset Value	
NVIC_ISER0	Interrupt Set-Enable	100 _H	0000 0000 _H	
NVIC_ICER0	Interrupt Clear-Enable	180 _H	0000 0000 _H	
NVIC_ISPR0	Interrupt Set-Pending	200 _H	0000 0000 _H	
NVIC_ICPR0 Interrupt Clear-Pending		280 _H	0000 0000 _H	
NVIC_IABR0 Active Bit Register		300 _H	0000 0000 _H	



13.5 Register Definition

Interrupt registers are used for interrupt node enable, external interrupt control, interrupt flags and interrupt priority setting.

Table 74 Registers Address Space Interrupt Registers

Module	Base Address	End Address	Note
SCU	50005000 _H	50005FFF _H	

13.5.1 Interrupt Node Enable Registers

Register IEN0 contains the global interrupt masking bit (EA), which can be cleared to block all pending interrupt requests at once.

The NMI interrupt vector is shared by a number of sources, each of which can be enabled or disabled individually via register NMICON.

This register IEN0 is reset by RESET_TYPE_4.

IEN0

ı	Interrupt Enable Register 0			(01C _H)			Reset Value: 00 _H		
	7	6	5	4	3	2	1	0	
	EA	Res	Res	Res	Res	Res	Res	Res	
L	rw	r	r	r	r	r	r	r	

Field	Bits	Type	Description	
EA	7	rw	Global Interrupt Mask	
			 0_B All pending interrupt requests (except NMI) are blocked from the core. 1_B Pending interrupt requests are not blocked from the core. 	
Res	6:0	r	Reserved Returns 0 if read; should be written with 0.	



NMICON

NMI Control Register	(024 _H)	Reset Value: 00 _H
----------------------	---------------------	------------------------------

1	б	5	4	3	2	1	U
NMISUP	NMIECC	NMIMAP	NMIOWD	NMIOT	NMINVM	NMIPLL	NMIWDT
rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description
NMISUP	7	rw	Supply Prewarning NMI Enable 0 _B Supply NMI is disabled. 1 _B Supply NMI is enabled.
NMIECC	6	rw	ECC Error NMI Enable 0 _B ECC Error NMI is disabled. 1 _B ECC Error NMI is enabled.
NMIMAP	5	rw	NVM Map Error NMI Enable 0 _B NVM Map Error NMI is disabled. 1 _B NVM Map Error NMI is enabled.
NMIOWD	4	rw	Oscillator Watchdog NMI Enable 0 _B Oscillator watchdog NMI is disabled. 1 _B Oscillator watchdog NMI is enabled.
NMIOT	3	rw	NMI OT Enable 0 _B NMI OT is disabled. 1 _B NMI OT is enabled.
NMINVM	2	rw	NVM Operation Complete NMI Enable 0 _B NVM operation complete NMI is disabled. 1 _B NVM operation complete NMI is enabled.
NMIPLL	1	rw	PLL Loss of Lock NMI Enable 0 _B PLL Loss of Lock NMI is disabled. 1 _B PLL Loss of Lock NMI is enabled.
NMIWDT	0	rw	Watchdog Timer NMI Enable 0 _B WDT NMI is disabled. 1 _B WDT NMI is enabled.



13.5.2 External Interrupt Control Registers


The external interrupts, EXT_INT[2:0], are driven into the TLE987xQX from the ports. External interrupts can be positive, negative or double edge triggered. Register EXICON0 specifies the active edge for the external interrupt. If the external interrupt is positive (negative) edge triggered, the external source must hold the request pin low (high) for at least one CCLK cycle, and then hold it high (low) for at least one CCLK cycle to ensure that the transition is recognized.

External interrupts 2 share their interrupt node with other interrupt sources. Therefore in addition to the corresponding interrupt node enable, external interrupt 2 may be disabled individually, and are disabled by default after reset.

Note: Several external interrupts support alternative input pin, selected via MODPISEL register in the SCU. When switching inputs, the active edge/level trigger select and the level on the associated pins should be considered to prevent unintentional interrupt generation.



EXICON0



Field	Bits	Type	Description
MON_Trig_Sel	7:6	rw	MON Input Trigger Select 00 _B external interrupt MON is disabled. 01 _B Interrupt on rising edge. 10 _B Interrupt on falling edge. 11 _B Interrupt on both rising and falling edge.
EXINT2	5:4	rw	External Interrupt 2 Trigger Select 00 _B external interrupt 2 is disabled. 01 _B Interrupt on rising edge. 10 _B Interrupt on falling edge. 11 _B Interrupt on both rising and falling edge.
EXINT1	3:2	rw	External Interrupt 1 Trigger Select 00 _B external interrupt 1 is disabled. 01 _B Interrupt on rising edge. 10 _B Interrupt on falling edge. 11 _B Interrupt on both rising and falling edge.
EXINT0	1:0	rw	External Interrupt 0 Trigger Select 00 _B external interrupt 0 is disabled. 01 _B Interrupt on rising edge. 10 _B Interrupt on falling edge. 11 _B Interrupt on both rising and falling edge.



13.5.3 Interrupt Flag Registers

The interrupt flags for the different interrupt sources are located in several special function registers. This section describes the interrupt flags located in system registers or external interrupts belonging to system. Other interrupt flags located in respective module registers are described in the specific module chapter.

In case of software and hardware access to a flag bit at the same time, hardware will have higher priority.

Interrupt Request Register 0				(004 _H)			Reset Value: 00 _H		
	7 6 5			4	3	2	1	0	
	MONF	MONR	EXINT2F	EXINT2R	EXINT1F	EXINT1R	EXINT0F	EXINT0R	
	r	r	r	r	r	r	r	r	

Field	Bits	Туре	Description
MONF	7	r	Interrupt Flag for External Interrupt MON on falling edge
			This bit is set by hardware and can only be cleared by software.
			0 _B Interrupt on falling edge event has not occurred.
			1 _B Interrupt on falling edge event has occurred.
MONR	6	r	Interrupt Flag for External Interrupt MON on rising edge
			This bit is set by hardware and can only be cleared by software.
			0 _B Interrupt on rising edge event has not occurred.
			1 _B Interrupt on rising edge event has occurred.
EXINT2F	5	r	Interrupt Flag for External Interrupt 2x on falling edge
			This bit is set by hardware and can only be cleared by software.
			0 _B Interrupt on falling edge event has not occurred.
			1 _B Interrupt on falling edge event has occurred.
EXINT2R	4	r	Interrupt Flag for External Interrupt 2x on rising edge
			This bit is set by hardware and can only be cleared by software.
			0 _B Interrupt on rising edge event has not occurred.
			1 _B Interrupt on rising edge event has occurred.
EXINT1F	3	r	Interrupt Flag for External Interrupt 1x on falling edge
			This bit is set by hardware and can only be cleared by software.
			0 _B Interrupt on falling edge event has not occurred.
			1 _B Interrupt on falling edge event has occurred.
EXINT1R	2	r	Interrupt Flag for External Interrupt 1x on rising edge
			This bit is set by hardware and can only be cleared by software.
			0 _B Interrupt on rising edge event has not occurred.
			1 _B Interrupt on rising edge event has occurred.
EXINT0F	1	r	Interrupt Flag for External Interrupt 0x on falling edge
			This bit is set by hardware and can only be cleared by software.
			0 _B Interrupt on falling edge event has not occurred.
			1 _B Interrupt on falling edge event has occurred.
EXINT0R	0	r	Interrupt Flag for External Interrupt 0x on rising edge
			This bit is set by hardware and can only be cleared by software.
			0 _B Interrupt on rising edge event has not occurred.
			1 _B Interrupt on rising edge event has occurred.



IRCON	IOC	LR
-------	-----	----

Interrupt Request 0 Clear Register			(02	C _H)		Res	Reset Value: 00 _H	
	7	6	5	4	3	2	1	0
	MONFC	MONRC	EXINT2FC	EXINT2RC	EXINT1FC	EXINT1RC	EXINT0FC	EXINT0RC
	W	W	W	W	W	W	W	W

Field	Bits	Type	Description
MONFC	7	w	Interrupt Flag for External Interrupt MON on falling edge clear This bit is set by software and can only be cleared by hardware. O _B Interrupt on falling edge event is not cleared. 1 _B Interrupt on falling edge event is cleared.
MONRC	6	w	Interrupt Flag for External Interrupt MON on rising edge clear This bit is set by software and can only be cleared by hardware. O _B Interrupt on rising edge event is not cleared. 1 _B Interrupt on rising edge event is cleared.
EXINT2FC	5	w	Interrupt Flag for External Interrupt 2x on falling edge clear This bit is set by software and can only be cleared by hardware. O _B Interrupt on falling edge event is not cleared. 1 _B Interrupt on falling edge event is cleared.
EXINT2RC	4	w	Interrupt Flag for External Interrupt 2x on rising edge clear This bit is set by software and can only be cleared by hardware. O _B Interrupt on rising edge event is not cleared. 1 _B Interrupt on rising edge event is cleared.
EXINT1FC	3	w	Interrupt Flag for External Interrupt 1x on falling edge clear This bit is set by software and can only be cleared by hardware. 0 _B Interrupt on falling edge event is not cleared. 1 _B Interrupt on falling edge event is cleared.
EXINT1RC	2	w	Interrupt Flag for External Interrupt 1x on rising edge clear This bit is set by software and can only be cleared by hardware. O _B Interrupt on rising edge event is not cleared. 1 _B Interrupt on rising edge event is cleared.
EXINT0FC	1	w	Interrupt Flag for External Interrupt 0x on falling edge clear This bit is set by software and can only be cleared by hardware. 0 _B Interrupt on falling edge event is not cleared. 1 _B Interrupt on falling edge event is cleared.
EXINT0RC	0	W	Interrupt Flag for External Interrupt 0x on rising edge clear This bit is set by software and can only be cleared by hardware. 0 _B Interrupt on rising edge event is not cleared. 1 _B Interrupt on rising edge event is cleared.

Interrupt Request Register 1			r 1	(008 _H)			Reset Value: 00 _H		
	7 6 5		5	4 3 2			1	0	
	Res	Res	Res	Res	Res	RIR	TIR	EIR	
	r	r	r	r	r	r	r	r	



Field	Bits	Type	Description
Res	3,4,5,6,7	r	Reserved
			Returns 0 if read; should be written with 0.
RIR	2	r	Receive Interrupt Flag for SSC1
			This bit is set by hardware and can only be cleared by software.
			0 _B Interrupt event has not occurred.
			1 _B Interrupt event has occurred.
TIR	1	r	Transmit Interrupt Flag for SSC1
			This bit is set by hardware and can only be cleared by software.
			0 _B Interrupt event has not occurred.
			1 _B Interrupt event has occurred.
EIR	0	r	Error Interrupt Flag for SSC1
			This bit is set by hardware and can only be cleared by software.
			0 _B Interrupt event has not occurred.
			1 _B Interrupt event has occurred.

IRCON1CLR

Interrupt Request 1 Clear Register			(17	78 _H)		Res	Reset Value: 00 _H	
	7	6	5	4	3	2	1	0
	Res	Res	Res	Res	Res	RIRC	TIRC	EIRC
	r	r	r	r	r	W	W	W

Field	Bits	Type	Description
Res	3,4,5,6,7	r	Reserved
			Returns 0 if read; should be written with 0.
RIRC	2	W	Receive Interrupt Flag for SSC1 Clear
			This bit is set by software and can only be cleared by hardware.
			0 _B Interrupt event is not cleared.
			1 _B Interrupt event is cleared.
TIRC	1	w	Transmit Interrupt Flag for SSC1 Clear
			This bit is set by software and can only be cleared by hardware.
			0 _B Interrupt event is not cleared.
			1 _B Interrupt event is cleared.
EIRC	0	w	Error Interrupt Flag for SSC1 Clear
			This bit is set by software and can only be cleared by hardware.
			0 _B Interrupt event is not cleared.
			1 _B Interrupt event is cleared.

Interrupt Request Register 2			(00C _H)			Reset Value: 00 _H		
	7	6	5	4	3	2	1	0
	Res	Res	Res	Res	Res	RIR	TIR	EIR
	r	r	r	r	r	r	r	r



Field	Bits	Type	Description
Res	3, 4, 5, 6, 7	r	Reserved
			Returns 0 if read; should be written with 0.
RIR	2	r	Receive Interrupt Flag for SSC2
			This bit is set by hardware and can only be cleared by software.
			0 _B Interrupt event has not occurred.
			1 _B Interrupt event has occurred.
TIR	1	r	Transmit Interrupt Flag for SSC2
			This bit is set by hardware and can only be cleared by software.
			0 _B Interrupt event has not occurred.
			1 _B Interrupt event has occurred.
EIR	0	r	Error Interrupt Flag for SSC2
			This bit is set by hardware and can only be cleared by software.
			0 _B Interrupt event has not occurred.
			1 _B Interrupt event has occurred.

IRCON2CLR

Interrupt Request 2 Clear Register			(17	7C _H)		Res	Reset Value: 00 _H	
	7	6	5	4	3	2	1	0
	Res	Res	Res	Res	Res	RIRC	TIRC	EIRC
	r	r	r	r	r	W	W	W


Field	Bits	Type	Description		
Res	3, 4, 5, 6, 7	r	Reserved		
			Returns 0 if read; should be written with 0.		
RIRC	2	w	Receive Interrupt Flag for SSC2 Clear		
			This bit is set by software and can only be cleared by hardware.		
			0 _B Interrupt event is not cleared.		
			1 _B Interrupt event is cleared.		
TIRC	1	w	Transmit Interrupt Flag for SSC2 Clear		
			This bit is set by software and can only be cleared by hardware.		
			0 _B Interrupt event is not cleared.		
			1 _B Interrupt event is cleared.		
EIRC	0	w	Error Interrupt Flag for SSC2 Clear		
			This bit is set by software and can only be cleared by hardware.		
			0 _B Interrupt event is not cleared.		
			1 _B Interrupt event is cleared.		

ı	Interrupt Requ	uest Registe	r 3	(010	0 _H)		Re	set Value: 00 _H
	7	6	5	4	3	2	1	0
	Re	s	Res	CCU6SR1	Re	es	Res	CCU6SR0
	r		r	r	ı	·	r	r



Field	Bits	Type	Description		
Res	1, 2, 3, 5,	r	Reserved		
	6, 7		Returns 0 if read; should be written with 0.		
CCU6SR1	4	r	Interrupt Flag 1 for CCU6		
			This bit is set by hardware and can only be cleared by software.		
			0 _B Interrupt event has not occurred.		
			1 _B Interrupt event has occurred.		
CCU6SR0	0	r	Interrupt Flag 0 for CCU6		
			This bit is set by hardware and can only be cleared by software.		
			0 _B Interrupt event has not occurred.		
			1 _B Interrupt event has occurred.		


IRCON3CLR



Field	Bits	Туре	Description		
Res	1, 2, 3, 5,	r	Reserved		
	6, 7		Returns 0 if read; should be written with 0.		
CCU6SR1C	4	w	Interrupt Flag 1 for CCU6 Clear		
			This bit is set by software and can only be cleared by hardware.		
			0 _B Interrupt event is not cleared.		
			1 _B Interrupt event is cleared.		
CCU6SR0C	0	W	Interrupt Flag 0 for CCU6 Clear		
			This bit is set by software and can only be cleared by hardware.		
			0 _B Interrupt event is not cleared.		
			1 _B Interrupt event is cleared.		




IRCON4



Field	Bits	Type	Description
Res	1, 2, 3, 5, 6, 7	r	Reserved Returns 0 if read; should be written with 0.
CCU6SR3	4	r	Interrupt Flag 3 for CCU6 This bit is set by hardware and can only be cleared by software. 0 _B Interrupt event has not occurred. 1 _B Interrupt event has occurred.
CCU6SR2	0	r	Interrupt Flag 2 for CCU6 This bit is set by hardware and can only be cleared by software. O _B Interrupt event has not occurred. 1 _B Interrupt event has occurred.

IRCON4CLR



Field	Bits	Type	Description
Res	1, 2, 3, 5,	r	Reserved
	6, 7		Returns 0 if read; should be written with 0.
CCU6SR3C	4	W	Interrupt Flag 3 for CCU6 Clear This bit is set by hardware and can only be cleared by software. O _B Interrupt event is not cleared. 1 _B Interrupt event is cleared.
CCU6SR2C	0	W	Interrupt Flag 2 for CCU6 Clear This bit is set by software and can only be cleared by hardware. O _B Interrupt event is not cleared. 1 _B Interrupt event is cleared.



GPT12IRC

Timer and Co	ounter Contro	ol/Status Regi	ster (10	60 _н)		Res	set Value: 00 _H
7	6	5	4	3	2	1	0
R	es	CR	Т6	Т5	T4	Т3	T2
	r	r	r	r	r	r	r

Field	Bits	Type	Description
Res	7:6	r	Reserved
			This Flag is always read as zero.
CR	5	r	GPT Module 2 Capture Reload Interrupt Status
			Capture Reload Event of GPT1 Module Interrupt Status
			0 _B No Capture Reload Interrupt has occurred.
			1 _B Capture Reload Interrupt has occurred.
T6	4	r	GPT Module 2Timer6 Interrupt Status
			Timer 6 of GPT Module Interrupt Status
			0 _B No Timer 6 Interrupt has occurred.
			1 _B Timer 6 Interrupt has occurred.
T5	3	r	GPT Module 2 Timer5 Interrupt Status
			Timer 5 of GPT2 Module Interrupt Status
			0 _B No Timer 5 Interrupt has occurred.
			1 _B Timer 5 Interrupt has occurred.
T4	2	r	GPT Module 1 Timer4 Interrupt Status
			Timer 4 of GPT1 Module Interrupt Status
			0 _B No Timer 4 Interrupt has occurred.
			1 _B Timer 4 Interrupt has occurred.
Т3	1	r	GPT Module 1 Timer3 Interrupt Status
			Timer 3 of GPT1 Module Interrupt Status
			0 _B No Timer 3 Interrupt has occurred.
			1 _B Timer 3 Interrupt has occurred.
T2	0	r	GPT Module 1 Timer 2 Interrupt Status
			Timer 2 of GPT1 Module Interrupt Status
			0 _B No Timer 2 Interrupt has occurred.
			1 _B Timer 2 Interrupt has occurred.



GPT12ICLR

Timer and Counter Control/Status Clear Register (164_H)

Reset V	/alue:	00 _H
---------	--------	-----------------

7	6	5	4	3	2	1	0
Re	es	CRC	T6C	T5C	T4C	T3C	T2C
1	Ī	W	W	W	W	W	W

Field	Bits	Type	Description
Res	7:6	r	Reserved This Flag is always read as zero.
CRC	5	W	GPT Module 2 Capture Reload Interrupt Status Clear Capture Reload Event of GPT1 Module Interrupt Status Clear 0 _B No Capture Reload Interrupt is cleared. 1 _B Capture Reload Interrupt is cleared.
T6C	4	W	GPT Module 2Timer6 Interrupt Status Clear Timer 6 of GPT Module Interrupt Status Clear 0 _B No Timer 6 Interrupt is cleared. 1 _B Timer 6 Interrupt is cleared.
T5C	3	W	GPT Module 2 Timer5 Interrupt Status Clear Timer 5 of GPT2 Module Interrupt Status Clear 0 _B No Timer 5 Interrupt is cleared. 1 _B Timer 5 Interrupt is cleared.
T4C	2	W	GPT Module 1 Timer4 Interrupt Status Clear Timer 4 of GPT1 Module Interrupt Status Clear 0 _B No Timer 4 Interrupt is cleared. 1 _B Timer 4 Interrupt is cleared.
T3C	1	W	GPT Module 1 Timer3 Interrupt Status Clear Timer 3 of GPT1 Module Interrupt Status Clear 0 _B No Timer 3 Interrupt is cleared. 1 _B Timer 3 Interrupt is cleared.
T2C	0	W	GPT Module 1 Timer 2 Interrupt Status Clear Timer 2 of GPT1 Module Interrupt Status Clear 0 _B No Timer 2 Interrupt is cleared. 1 _B Timer 2 Interrupt is cleared.



DMAIRC1

7	6	5	4	3	2	1	0
СН8	СН7	СН6	CH5	CH4	СНЗ	CH2	CH1
r	r	r	r	r	r	r	r

Field	Bits	Type	Description
СН8	7	r	DMA Channel 11 Interrupt Status (ADC1 Channel 7) DMA Transfer of Channel has finished 0 _B No DMA Channel 11 Interrupt has occurred. 1 _B DMA Channel 11 Interrupt has occurred.
СН7	6	r	DMA Channel 10 Interrupt Status (ADC1 Channel 6) DMA Transfer of Channel has finished 0 _B No DMA Channel 10 Interrupt has occurred. 1 _B DMA Channel 10 Interrupt has occurred.
СН6	5	r	DMA Channel 9 Interrupt Status (ADC1 Channel 5) DMA Transfer of Channel has finished 0 _B No DMA Channel 9 Interrupt has occurred. 1 _B DMA Channel 9 Interrupt has occurred.
CH5	4	r	DMA Channel 8 Interrupt Status (ADC1 Channel 4) DMA Transfer of Channel has finished 0 _B No DMA Channel 8 Interrupt has occurred. 1 _B DMA Channel 8 Interrupt has occurred.
CH4	3	r	DMA Channel 7 Interrupt Status (ADC1 Channel 3) DMA Transfer of Channel has finished 0 _B No DMA Channel 7 Interrupt has occurred. 1 _B DMA Channel 7 Interrupt has occurred.
СНЗ	2	r	DMA Channel 6 Interrupt Status (ADC1 Channel 2) DMA Transfer of Channel has finished 0 _B No DMA Channel 6 Interrupt has occurred. 1 _B DMA Channel 6 Interrupt has occurred.
CH2	1	r	DMA Channel 5 Interrupt Status (ADC1 Channel 1) DMA Transfer of Channel has finished 0 _B No DMA Channel 5 Interrupt has occurred. 1 _B DMA Channel 5 Interrupt has occurred.
CH1	0	r	DMA Channel 4 Interrupt Status (ADC1 Channel 0) DMA Transfer of Channel has finished 0 _B No DMA Channel 4 Interrupt has occurred. 1 _B DMA Channel 4 Interrupt has occurred.

Note: If a conversion is finished for the dedicated channel, the corresponding flag above will be set.



DMAIRC1CLR

DMA Interrupt Control 1 Clear Register (184_H)Reset Value: 00_H

7	6	5	4	3	2	1	0
СН8С	СН7С	СН6С	СН5С	CH4C	СНЗС	CH2C	СН1С
W	W	W	W	W	W	W	W

Field	Bits	Type	Description
СН8С	7	w	DMA Channel 11 Interrupt Status Clear (ADC1 Channel 7) Transfer of data, triggered by ADC1 Channel 7, has finished 0 _B No DMA Channel 11 Interrupt is cleared. 1 _B DMA Channel 11 Interrupt is cleared.
СН7С	6	W	DMA Channel 10 Interrupt Status Clear (ADC1 Channel 6) Transfer of data, triggered by ADC1 Channel 6, has finished 0 _B No DMA Channel 10 Interrupt is cleared. 1 _B DMA Channel 10 Interrupt is cleared.
CH6C	5	W	DMA Channel 9 Interrupt Status Clear (ADC1 Channel 5) Transfer of data, triggered by ADC1 Channel 5, has finished 0 _B No DMA Channel 9 Interrupt is cleared. 1 _B DMA Channel 9 Interrupt is cleared.
CH5C	4	W	DMA Channel 8 Interrupt Status Clear (ADC1 Channel 4) Transfer of data, triggered by ADC1 Channel 4, has finished 0 _B No DMA Channel 8 Interrupt is cleared. 1 _B DMA Channel 8 Interrupt is cleared.
CH4C	3	W	DMA Channel 7 Interrupt Status Clear (ADC1 Channel 3) Transfer of data, triggered by ADC1 Channel 3, has finished 0 _B No DMA Channel 7 Interrupt is cleared. 1 _B DMA Channel 7 Interrupt is cleared.
СНЗС	2	W	DMA Channel 6 Interrupt Status Clear (ADC1 Channel 2) Transfer of data, triggered by ADC1 Channel 2, has finished 0 _B No DMA Channel 6 Interrupt is cleared. 1 _B DMA Channel 6 Interrupt is cleared.
CH2C	1	W	DMA Channel 5 Interrupt Status Clear (ADC1 Channel 1) Transfer of data, triggered by ADC1 Channel 1, has finished 0 _B No DMA Channel 5 Interrupt is cleared. 1 _B DMA Channel 5 Interrupt is cleared.
СН1С	0	w	DMA Channel 4 Interrupt Status Clear (ADC1 Channel 0) Transfer of data, triggered by ADC1 Channel 0, has finished 0 _B No DMA Channel 4 Interrupt is cleared. 1 _B DMA Channel 4 Interrupt is cleared.

Note: If a conversion is finished for the dedicated channel, the corresponding flag above will be set.



DMAIRC2

7	6	5	4	3	2	1	0
Res	Res	GPT12	SSC2RDY	SSC1RDY	TRSEQ2DY	TRSEQ1DY	STRDY
r	r	r	r	r	r	r	r

Field	Bits	Type	Description
Res	7:6	r	Reserved
			Returns 0 if read; Should be written with 0.
GPT12	5	r	DMA Channel 12 Interrupt Status (GPT12/Timer3)
			Transfer of data, triggered by GPT12/Timer3, has finished
			0 _B No DMA GPT12 Transfer Ready Interrupt has occurred.
			1 _B DMA GPT12 Transfer Ready Interrupt has occurred.
SSC2RDY	4	r	DMA Channel 3 Interrupt Status (SSCx Receive)
			Transfer of data, triggered by SSCx Receive, has finished
			0 _B No DMA SSCx Transfer Ready Interrupt has occurred.
			1 _B DMA SSCx Transfer Ready Interrupt has occurred.
SSC1RDY	3	r	DMA Channel 2 Interrupt Status (SSCx Transmit)
			Transfer of data, triggered by SSCx Transmit, has finished
			0 _B No DMA SSCx Transfer Ready Interrupt has occurred.
			1 _B DMA SSCx Transfer Ready Interrupt has occurred.
TRSEQ2DY	2	r	DMA Channel 1 Interrupt Status (ADC1 ESM)
			Transfer of data, triggered by ADC1 ESM, has finished
			0 _B No Transfer Sequence Ready Interrupt has occurred.
			1 _B Transfer Sequence Ready Interrupt has occurred.
TRSEQ1DY	1	r	DMA Channel 0 Interrupt Status (ADC1 Sequence)
			Transfer of data, triggered by ADC1 Sequence, has finished
			0 _B No Transfer Sequence Ready Interrupt has occurred.
			1 _B Transfer Sequence Ready Interrupt has occurred.
STRDY 0		r	DMA Single Transfer Ready
			This Flag is an OR of the DMA_IRC1 Register Bits
			0 _B No Single Transfer Interrupt has occurred.
			1 _B Single Transfer Ready Interrupt has occurred.

DMAIRC2CLR

ADC1 Interrupt Control 2 Clear Register (188_H)Reset Value: 00_H

	7	6	5	4	3	2	1	0
	Res	Res	GPT12C	SSC2C	SSC1C	TRSEQ2DYC	TRSEQ1DYC	Res
_	r	r	W	W	W	W	W	r

Field	Bits	Type	Description	
Res	7:6	r	Reserved	
			Returns 0 if read; Should be written with 0.	



Field	Bits	Type	Description			
GPT12C	5	w	DMA Channel 12 Interrupt Status Clear (GPT12/Timer3) Transfer of data has finished cleared 0 _B No DMA GPT12 Transfer Ready Interrupt is cleared. 1 _B DMA GPT12 Transfer Ready Interrupt is cleared.			
SSC2C	4	w	DMA Channel 3 Interrupt Status Clear (SSCx Receive) Transfer of data has finished cleared 0 _B No DMA SSC2 Transfer Ready Interrupt is cleared. 1 _B DMA SSC2 Transfer Ready Interrupt is cleared.			
SSC1C	3	W	DMA Channel 2 Interrupt Status Clear (SSCx Transmit) Transfer of data has finished cleared 0 _B No DMA SSC1 Transfer Ready Interrupt is cleared. 1 _B DMA SSC1 Transfer Ready Interrupt is cleared.			
TRSEQ2DYC	2	W	DMA Channel 1 Interrupt Status Clear (ADC1 ESM) Transfer of data has finished clear 0 _B No Transfer Sequence Ready Interrupt is cleared. 1 _B Transfer Sequence Ready Interrupt is cleared.			
TRSEQ1DYC	1	w	DMA Channel 0 Interrupt Status Clear (ADC1 Sequence) Transfer of data has finished clear 0 _B No Transfer Sequence Ready Interrupt is cleared. 1 _B Transfer Sequence Ready Interrupt is cleared.			
Res	0	r	Reserved Returns 0 if read; Should be written with 0.			

Each NMI event and status flag is retained across these resets: 1) WDT reset, 2) soft reset. These include all the flags of NMISR register: FNMIWDT, FNMIPLL, FNMINVM, FNMIOCDS, FNMIOWD, FNMIMAP, and indirectly, FNMIECC and FNMISUP. In the case of NMIs with shared source i.e. watchdog, ECC or supply prewarning NMI, the respective indicator or event flags not located in NMISR are also retained. Refer to **Chapter 7.6.5** for identifying the NMI event.



NMISR NMI Status Register

(018_H) Reset Value: 00_H

7	6	5	4	3	2	1	0
FNMISUP	FNMIECC	FNMIMAP	FNMIOWD	FNMIOT	FNMINVM	FNMIPLL	FNMIWDT
r	r	r	r	r	r	r	r

Field	Bits	Туре	Description
FNMISUP	7	r	Supply Prewarning NMI Flag
			This flag is cleared automatically by hardware when the
			corresponding event flags are cleared.
			0 _B No supply prewarning NMI has occurred.
			1 _B Supply prewarning has occurred.
FNMIECC	6	r	ECC Error NMI Flag
			This flag is cleared automatically by hardware when the
			corresponding enabled event flags are cleared.
			0 _B No uncorrectable ECC error has occurred on NVM, XRAM.
			1 _B Uncorrectable ECC error has occurred on NVM, RAM.
FNMIMAP	5	r	NVM Map Error NMI Flag
			This bit is set by hardware and can only be cleared by software.
			0 _B No NVM Map Error NMI has occurred.
	1 _B NVM M		1 _B NVM Map Error has occurred.
FNMIOWD	4	r	Oscillator Watchdog or MI_CLK Watchdog NMI Flag
			This bit is set by hardware and can only be cleared by software.
			0 _B No oscillator / MI_CLK watchdog NMI has occurred.
			1 _B Oscillator / MI_CLK watchdog event has occurred.
FNMIOT	3	r	Over-temperature NMI Flag
			This bit is set by hardware and can only be cleared by software.
			As this is a shared NMI source, this flag should be cleared after
			checking and clearing the corresponding event flags.
			0 _B No OT NMI has occurred.
			1 _B OT NMI event has occurred.
FNMINVM	2	r	NVM Operation Complete NMI Flag
			This bit is set by hardware and can only be cleared by software.
			0 _B No NVM NMI has occurred.
			1 _B NVM operation complete event has occurred.
FNMIPLL	1	r	PLL NMI Flag
			This bit is set by hardware and can only be cleared by software.
			0 _B No PLL NMI has occurred.
			1 _B PLL loss-of-lock has occurred.
FNMIWDT	0	r	Watchdog Timer NMI Flag
			This bit is set by hardware and can only be cleared by software.
			As this is a shared NMI source, this flag should be cleared after
			checking and clearing the corresponding event flags.
			0 _B No watchdog NMI has occurred.
			1 _B WDT prewarning has occurred.

This register NMISR is reset by RESET_TYPE_4.



NMICLR

NMI Clear Register (000_H) Reset Value: 00_H

	7	6	5	4	3	2	1	0
	NMISUPC	NMIECCC	NMIMAPC	NMIOWDC	NMIOTC	NMINVMC	NMIPLLC	NMIWDTC
_	W	W	W	W	W	W	W	W

Field	Bits	Туре	Description
NMISUPC	7	w	Supply Prewarning NMI Clear
			0 _B Supply NMI is not cleared.
			1 _B Supply NMI is cleared.
NMIECCC	6	w	ECC Error NMI Clear
			0 _B ECC Error NMI is not cleared.
			1 _B ECC Error NMI is cleared.
NMIMAPC	5	w	NVM Map Error NMI Clear
			0 _B NVM Map Error NMI is not cleared.
			1 _B NVM Map Error NMI is cleared.
NMIOWDC	4	w	Oscillator Watchdog NMI Clear
			0 _B Oscillator watchdog NMI is not cleared.
			1 _B Oscillator watchdog NMI is cleared.
NMIOTC	3	w	NMI OT Clear
			0 _B NMI OT is not cleared.
			1 _B NMI OT is cleared.
NMINVMC	2	W	NVM Operation Complete NMI Clear
			0 _B NVM operation complete NMI is not cleared.
			1 _B NVM operation complete NMI is cleared.
NMIPLLC	1	W	PLL Loss of Lock NMI Clear
			0 _B PLL Loss of Lock NMI is not cleared.
			1 _B PLL Loss of Lock NMI is cleared.
NMIWDTC	0	W	Watchdog Timer NMI Clear
			0 _B WDT NMI is not cleared.
			1 _B WDT NMI is cleared.



13.6 Interrupt Priority Registers

Each interrupt node can be individually programmed to one of the 16 priority levels available. The user can set them in the corresponding **NVIC_IPRx** Register (see Core Chapter).



14 Watchdog Timer (WDT1)

14.1 Features

There are two watchdog timers in the system. The Watchdog Timer (WDT) within the System Control Unit - Digital Modules (see SCU_DM) and the Watchdog Timer (WDT1) located within the System Control Unit - Power Modules (see SCU_PM). The Watchdog Timer WDT1 is described in this section.

In Active Mode, the WDT1 acts as a windowed watchdog timer, which provides a highly reliable and safe way to recover from software or hardware failures.

The WDT1 is always enabled in Active Mode. In Sleep Mode, Low Power Mode and SWD Mode the WDT1 is automatically disabled.

Functional Features

- · Windowed Watchdog Timer with programmable timing in Active Mode
- Long open window (typ. 80ms) after power-up, reset, wake-up
- Short open window (typ. 30ms) to facilitate Flash programming
- Disabled during debugging
- · Safety shutdown to Sleep Mode after 5 missed WDT1 services

User's Manual 371 Rev. 1.3, 2017-06-27



14.2 Introduction

The behavior of the Watchdog Timer in Active Mode is illustrated in Figure 70.




Figure 70 Watchdog Timer Behavior

14.3 Functional Description

14.3.1 Modes of Operation

The mode transition from the low power modes (WDT1 off) to active (WDT1 on) automatically initializes WDT1 to start in long open window mode.

14.3.2 Normal Operation

Software has to trigger the watchdog by writing to the **WDT1_TRIG** register. By triggering the watchdog also the length of the next watchdog period is selected inherently. The next period starts immediately with the trigger.



After Reset the WDT1 is starting with a long open window. The WDT1 has to be triggered within this long open window, otherwise a reset will be generated at the end of the long open window. After this first trigger the WDT1 operates in a window watchdog mode. Triggering of a short open window during the long open window is not allowed and will also cause a WDT1 reset.




Figure 71 Windowed Watchdog

The first half of the watchdog period is the closed window and the second half is the open window. A trigger of the watchdog has to be done in the open window only. Any trigger in the closed window or failing to trigger the watchdog within the watchdog period will cause a reset. The reset will be indicated by the bit **PMU_ExtWDT** inside **PMU_RESET_STS1** register located inside PMU.

Effective open window (safe trigger point)

Due to the variations in the clock sourceof the WDT1 the effective usable open window, and therefore a safe trigger point, is shorter than 50% of the watchdog period as shown in **Figure 72**.






Figure 72 Effective open window

E.g. for a variation of 20% and a nominal watchdog period of T_{WD} the start of the effective open window T_{OWmin} is shifted back by 10%, and the end of the effective open window T_{OWmax} is shifted forward by 20%.

Short open window

Under certain programming conditions, e.g. NVM programming, it might be desired to interrupt the normal windowed watchdog operation. For this purpose a special trigger of a short open window (see **Figure 73**) allows to discard the current window period (also within the closed window) and immediately starts a short open window. The short open window has a fixed length of TSOW (typ. 30 ms) independent of the settings of the WDP_SEL bits.




Figure 73 Short Open Window






Figure 74 SOW Counter

The mechanism of inserting Short Open Windows has to be enabled/configured with the bits SOWCONF. The configuration allows to insert a maximum of three consecutive Short Open Windows. Each trigger of the Short Open Window will increase a SOW counter, if the SOW counter exceeds the maximum configured value a reset will be generated. The SOW counter value is reset to 0 by a normal trigger.



14.4 Register Definition

Table 75 shows the module base addresses.

Table 75 Register Address Space: SCU_PM Module Base Address List

Module	Base Address	End Address	Note
SCUPM	50006000 _H	50006FFF _H	SCU Power Modules

Table 76 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value
Register Definition			
WDT1_TRIG	WDT1 Watchdog Control	34 _H	0000 0108 _H

The registers are addressed wordwise.

WDT1 Watchdog Control

The register is reset by RESET_TYPE_3.

WDT1_TRIG WDT1 Watchdog Control					Offset 34 _H					Reset Val 0000 010					
31	Т	T		ı	ı	Т	Т	Т	1		T	1 1		T	16
	1	1 1		ı	ı	ı	R	es			1			ı	1
	1			1				r			1			1	
15						9	8	7	6	5					0
	1		Res	ı I	ı I	1	Res	sow	CONF		1	WDP_	_SEL	ı	1
			r				r	r	W			rv	N		

Field	Bits	Туре	Description
Res	31:9	r	Reserved Always read as 0
Res	8	r	Reserved Always read as 1
SOWCONF	7:6	rw	Short Open Window Configuration 00 _B DIS Short Open Windows disabled ¹⁾ 01 _B SOW1 one successive Short Open Window allowed 10 _B SOW2 two successive Short Open Windows allowed 11 _B SOW3 three successive Short Open Windows allowed



Field	Bits	Туре	Description
WDP_SEL	5:0	rw	Watchdog Period Selection and trigger Selects the time for the next Watchdog period and allows to trigger the Short Open Window. 00 _H SOW_TRIG trigger short open window 01 _H WP_1 Watchdog period 16 ms 02 _H WP_2 Watchdog period 32 ms 03 _H WP_3 Watchdog period 48 ms 3F _H WP_63 Watchdog period 1008 ms

¹⁾ Writing 0000 0100_Hto the WDT_TRIG register will cause a reset



15 GPIO Ports and Peripheral I/O

This chapter describes the GPIO Ports of the TLE987xQX. It contains the following sections:

- Functional description of the GPIO Ports (see Section 15.2)
- GPIO Port register descriptions (see Section 15.3)
- TLE987xQX implementation specific details and registers of the GPIO module (see Section 15.4)

The TLE987xQX has 15 port pins organized into three parallel ports: Port 0 (P0), Port 1 (P1) and Port 2 (P2). Each port pin has a pair of internal pull-up and pull-down devices that can be individually enabled or disabled. P0 and P1 are bidirectional and can be used as general purpose input/output (GPIO) or to perform alternate input/output functions for the on-chip peripherals. When configured as an output, the open drain mode can be selected. On Port 2 (P2) analog inputs are shared with general purpose input.

15.1 Features

Bidirectional Port Features (P0, P1)

- · Configurable pin direction
- · Configurable pull-up/pull-down devices
- Configurable open drain mode
- · Configurable drive strength
- · Transfer of data through digital inputs and outputs (general purpose I/O)
- Alternate input/output for on-chip peripherals

Analog Port Features (P2)

- · Configurable pull-up/pull-down devices
- Transfer of data through digital inputs
- Alternate inputs for on-chip peripherals

15.2 Introduction

15.2.1 Port 0 and Port 1

Figure 75 shows the block diagram of an TLE987xQX bidirectional port pin. Each port pin is equipped with a number of control and data bits, thus enabling very flexible usage of the pin. By defining the contents of the control register, each individual pin can be configured as an input or an output. The user can also configure each pin as an open drain pin with or without internal pull-up/pull-down device.

Each bidirectional port pin can be configured for input or output operation. Switching between input and output mode is accomplished through the register Px_DIR (x = 0 or 1), which enables or disables the output and input drivers. A port pin can only be configured as either input or output mode at any one time.

In input mode (default after reset), the output driver is switched off (high-impedance). The voltage level present at the port pin is translated into a logic 0 or 1 via a Schmitt trigger device and can be read via the register Px_DATA.

In output mode, the output driver is activated and drives the value supplied through the multiplexer to the port pin. In the output driver, each port line can be switched to open drain mode or normal mode (push-pull mode) via the register Px_OD.

The output multiplexer in front of the output driver enables the port output function to be used for different purposes. If the pin is used for general purpose output, the multiplexer is switched by software to the data register Px_DATA. Software can set or clear the bit in Px_DATA and therefore directly influence the state of the port pin.



If an on-chip peripheral uses the pin for output signals, alternate output lines (AltDataOut) can be switched via the multiplexer to the output driver circuitry. Selection of the alternate output function is defined in registers Px_ALTSEL0 and Px_ALTSEL1. When a port pin is used as an alternate function, its direction must be set accordingly in the register Px_DIR.

Each pin can also be programmed to activate an internal weak pull-up or pull-down device. Register Px_PUDSEL selects whether a pull-up or the pull-down device is activated while register Px_PUDEN enables or disables the pull device.

The port structure used in this device offers the possibility to select the output driver strength and the slew rate. These selections are independent from the output port functionality, such as open-drain, push/pull or input only. The driver strength for each pin can be adapted to the application requirements by registers Px_POCONy (y = 0, 1 or 2) in SCU.

The temperature compensation signals TC[1:0] of all output drivers are connected to all outputs and are controlled by register TCCR in SCU.

Note: For the definition of Px_POCONy and TCCR registers, refer to Chapter 7.7.2 of SCU chapter.

User's Manual 379 Rev. 1.3, 2017-06-27






Figure 75 General Structure of Bidirectional Port (P0, P1)



15.2.2 Port 2

Figure 76 shows the structure of an input-only port pin. Each P2 pin can only function in input mode. Register P2_DIR is provided to enable or disable the input driver. When the input driver is enabled, the actual voltage level present at the port pin is translated into a logic 0 or 1 via a Schmitt trigger device and can be read via register P2_DATA. Each pin can also be programmed to activate an internal weak pull-up or pull-down device. Register P2_PUDSEL selects whether a pull-up or the pull-down device is activated while register P2_PUDEN enables or disables the pull device. The analog input (AnalogIn) bypasses the digital circuitry and Schmitt trigger device for direct feed-through to the ADC input channels.




Figure 76 General Structure of Input Port (P2)



15.3 General Port Register Description

Each port consists of 8-bit control and data registers. The registers are defined in Figure 77.




Figure 77 Port Registers

Table 77 Port Registers

Register Short Name	Register Long Name	Description
Px_DATA	Port x Data Register	383
Px_DIR	Port x Direction Register	383
Px_OD	Port x Open Drain Control Register	384
Px_PUDSEL	Port x Pull-Up/Pull-Down Select Register	384
Px_PUDEN	Port x Pull-Up/Pull-Down Enable Register	384
Px_ALTSEL0	Port x Alternate Select Register 0	386
Px_ALTSEL1	Port x Alternate Select Register 1	386

Note: Not all the registers are implemented for each port.

Note: The Px_DATA registers are not read-modify-write save.



15.3.0.1 Port Data Register

If a port pin is used as general purpose output, output data is written into register Px_DATA of port x. When the port pin is used as general purpose input, the value at a port pin can be read through the register Px_DATA. The data register Px_DATA always contains a latched value of the assigned port pin.

Px_DATA

Port x Data Register									
7	6	5	4	3	2	1	0		
P7	P6	P5	P4	Р3	P2	P1	P0		
rwh	rwh	rwh	rwh	rwh	rwh	rwh	rwh		

Field	Bits	Type	Description
Pn	n	rwh	Portx Pin n Data Value
(n = 0 - 7)			0 Port x pin n data value = 0
			1 Port x pin n data value = 1

Bit Px_DATA.n can only be written if the corresponding pin is set to output, i.e. Px_DIR.n = 1. The contents of Px_DATA.n are output on the assigned pin if the pin is assigned as GPIO pin and the direction is switched/set to output. A read operation of Px_DATA returns the register value and not the state of the Px_DATA pins.

15.3.1 Direction Register

The direction of bidirectional port pins is controlled by the respective direction register Px_DIR. For input-only port pins, register Px_DIR is used to enable or disable the input drivers.

Px_DIR

Port x Direction Register									
7	6	5	4	3	2	1	0		
P7	P6	P5	P4	Р3	P2	P1	P0		
rw	rw	rw	rw	rw	rw	rw	rw		

Field	Bits	Туре	Description	
Pn	n	rw	Bidirectional: Port x Pin n Direction Control	
(n = 0 - 7)			0 Direction is set to input (default)	
			1 Direction is set to output	
			or	
			Input-only: Port x Pin n Driver Control	
			0 Input driver is enabled (default)	
			1 Input driver is disabled	



15.3.2 Open Drain Control Register

Each pin in output mode can be switched to Open Drain Mode. If driven with 1, no driver will be activated and the pin output state depends on the internal pull-up/pull-down device setting; if driven with 0, the driver's pull-down transistor will be activated.

The open drain mode is controlled by the register Px_OD.

Px_OD

Port x Open Drain Control Register Re									
	7	6	5	4	3	2	1	0	
	P7	Р6	P5	P4	Р3	P2	P1	P0	
	rw	rw	rw	rw	rw	rw	rw	rw	

Field	Bits	Туре	Description				
Py (y = 0 - 7)	n	rw	Port x Pin y Open Drain Mode Normal Mode, output is actively driven for 0 and 1 state (default) Open Drain Mode, output is actively driven only for 0 state				

15.3.3 Pull-Up/Pull-Down Device Register

Internal pull-up/pull-down devices can be optionally applied to a port pin. This offers the possibility to configure the following input characteristics:

- tristate
- · high-impedance with a weak pull-up device
- high-impedance with a weak pull-down device

and the following output characteristics:

- push/pull (optional pull-up/pull-down)
- · open drain with internal pull-up
- · open drain with external pull-up

The pull-up/pull-down device can be fixed or controlled via the registers Px_PUDSEL and Px_PUDEN. Register Px_PUDSEL selects the type of pull-up/pull-down device, while register Px_PUDEN enables or disables it. The pull-up/pull-down device can be selected pinwise.

Note: The selected pull-up/pull-down device is enabled by setting the respective bit in the Px PUDEN register.

Px_PUDSEL

Port x Pull-Up/Pull-Down Select Register Reset Value: 0 7 6 5 4 3 2 1 **P7 P6 P5 P4 P3 P2 P1** P₀ rw rw rw rw rw rw rw

Field	Bits	Type	Description
Py	n	rw	Pull-Up/Pull-Down Select Port x Bit y
(y = 0 - 7)			0 Pull-down device is selected1 Pull-up device is selected
			1 Pull-up device is selected



Px_PUDEN Port x Pull-Up/Pull-Down Enable Register

Port x Pull-Up/Pull-Down Enable Register									
7	6	5	4	3	2	1	0		
P7	P6	P5	P4	Р3	P2	P1	P0		
rw	rw	rw	rw	rw	rw	rw	rw		

Field	Bits	Туре	Description		
Py	n	rw	Pull-Up/Pull-Down Enable at Port x Bit y		
(y = 0 - 7)			0 Pull-up or Pull-down device is disabled		
			1 Pull-up or Pull-down device is enabled		

Reset Value:



GPIO Ports and Peripheral I/O

15.3.3.1 Alternate Input Functions

The number of alternate functions that uses a pin for input is not limited. Each port control logic of an I/O pin provides several input paths:

- · Digital input value via register
- · Direct digital input value

15.3.4 Alternate Output Functions

Alternate functions are selected via an output multiplexer which can select up to four output lines. This multiplexer can be controlled by the following signals:

- Register Px_ALTSEL0
- Register Px_ALTSEL1

Selection of alternate functions is defined in registers Px ALTSEL0 and Px ALTSEL1.

$Px_ALTSELy (y = 0, 1)$

Port x Alternate Select Register

		_					
7	6	5	4	3	2	1	0
0	0	0	P4	Р3	P2	P1	P0
rw	rw.	rw/	rw	rw.	rw	rw	rw/

Field	Bits	Туре	Description
Pn	n	rw	See Table 78
(n = 0 - 4)			

Table 78 Function of Bits Px_ALTSEL0.Pn and Px_ALTSEL1.Pn

Px_ALTSEL0.Pn	Px_ALTSEL1.Pn	Function
0	0	Normal GPIO
1	0	Alternate Select 1
0	1	Alternate Select 2
1	1	Alternate Select 3



15.3.5 Register Map

Table 79 shows the Ports module base addresses.

Table 80 lists the addresses of the Ports SFRs and SCU SFRs.

Table 79 Registers Address Space

Module	Base Address	End Address	Note
PORT	48028000 _H	48029FFF _H	
SCU	50005000 _H	50005FFF _H	

Table 80 Registers Overview Ports

Register Short Name	Register Long Name	Offset Address	Page Number
P0_DATA	Port 0 Data Register	00 _H	391
P0_DIR	Port 0 Direction Register	04 _H	391
P1_DATA	Port 1 Data Register	08 _H	397
P1_DIR	Port 1 Direction Register	0C _H	397
P2_DATA	Port 2 Data Register	10 _H	403
P2_DIR	Port 2 Direction Register	14 _H	403
P0_PUDSEL	Port 0 Pull-Up/Pull-Down Select Register	18 _H	392
P0_PUDEN	Port 0 Pull-Up/Pull-Down Enable Register	1C _H	392
P1_PUDSEL	Port 1 Pull-Up/Pull-Down Select Register	20 _H	398
P1_PUDEN	Port 1 Pull-Up/Pull-Down Enable Register	24 _H	399
P2_PUDSEL	Port 2 Pull-Up/Pull-Down Select Register	28 _H	403
P2_PUDEN	Port 2 Pull-Up/Pull-Down Enable Register	2C _H	404
P0_ALTSEL0	Port 0 Alternate Select Register 0	30 _H	393
P0_ALTSEL1	Port 0 Alternate Select Register 1	34 _H	393
P1_ALTSEL0	Port 1 Alternate Select Register 0	38 _H	400
P1_ALTSEL1	Port 1 Alternate Select Register 1	3C _H	400
P0_OD	Port 0 Open Drain Control Register	40 _H	392
P1_OD	Port 1 Open Drain Control Register	44 _H	398

Table 81 Registers Overview SCU Module

Register Short Name	Register Long Name	Offset Address	Page Number
P0_POCON0	P0 Control Register	0E8 _H	150
P0_POCON1	P0 Control Register	0EC _H	151
P0_POCON2	P0 Control Register	0F0 _H	152
P1_POCON0	P1 Control Register	0F8 _H	153
P1_POCON1	P1 Control Register	0FC _H	154
P1_POCON2	P1 Control Register	100 _H	155



15.4 TLE987xQX Port Module

15.4.1 Port 0

15.4.1.1 Overview

Port 0 is a general purpose bidirectional port. The port registers of Port 0 are shown in Table 78.




Figure 78 Port 0 Registers

Table 82 Port 0 Registers

Register Short Name	Register Long Name				
P0_DATA	Port 0 Data Register				
P0_DIR	Port 0 Direction Register				
P0_OD	Port 0 Open Drain Control Register				
P0_PUDSEL	Port 0 Pull-Up/Pull-Down Select Register				
P0_PUDEN	Port 0 Pull-Up/Pull-Down Enable Register				
P0_ALTSEL0	Port 0 Alternate Select Register 0				
P0_ALTSEL1	Port 0 Alternate Select Register 1				

15.4.1.2 Port 0 Functions



Table 83 Port 0 Input/Output Functions

Port Pin	Input/Output	Select	Connected Signal(s)	From/to Module
P0.0	Input	GPI	P0_DATA.P0	
		INP1	SWCLK / TCK_0	SW
		INP2	T12HR_0	CCU6
		INP3	T4INA	GPT12T4
		INP4	T2_0	Timer 2
		INP5	-	_
		INP6	EXINT2_3	SCU
	Output	GPO	P0_DATA.P0	
		ALT1	T3OUT	GPT12T3
		ALT2	EXF21_0	Timer 21
		ALT3	RXDO_2	UART2
P0.1	Input	GPI	P0_DATA.P1	
		INP1	T13HR_0	CCU6
		INP2	TxD1	LIN_TxD
		INP3	CAPINA	GPT12CAP
		INP4	T21_0	Timer 21
		INP5	T4INC	GPT12T4
		INP6	MRST_1_2	SSC1
		INP7	EXINT0_2	SCU
	Output	GPO	P0_DATA.P1	
		ALT1	TxD1	UART1 / LIN_TxD
		ALT2	_	-
		ALT3	T6OUT	GPT12T6
P0.2	Input	GPI	P0_DATA.P2	
		INP1	CCPOS2_1	CCU6
		INP2	T2EUDA	GPT12T2
		INP3	MTSR_1	SSC1
		INP4	T21EX_0	Timer 21
		INP5	T6INA	GPT12T6
	Output	GPO	P0_DATA.P2	_
		ALT1	COUT60_0	CCU6
		ALT2	MTSR_1	SSC1
		ALT3	EXF2_0	Timer 2



Table 83 Port 0 Input/Output Functions (cont'd)

Port Pin	Input/Output	Select	Connected Signal(s)	From/to Module
P0.3	Input	GPI	P0_DATA.P3	
		INP1	SCK_1	SSC1
		INP2	CAPINB	GPT12
		INP3	T5INA	GPT12T5
		INP4	T4EUDA	GPT12T4
		INP5	CCPOS0_1	CCU6
	Output	GPO	P0_DATA.P3	
		ALT1	SCK_1	SSC1
		ALT2	EXF21_2	Timer 21
		ALT3	T6OUT	GPT12T6
P0.4	Input	GPI	P0_DATA.P4	
		INP1	MRST_1_0	SSC1
		INP2	CC60_0	CCU6
		INP3	T21_2	Timer 21
		INP4	EXINT2_2	SCU
		INP5	T3EUDA	GPT12T3
		INP6	CCPOS1_1	CCU6
	Output	GPO	P0_DATA.P4	
		ALT1	MRST_1_0	SSC1
		ALT2	CC60_0	CCU6
		ALT3	CLKOUT_0	SCU



15.4.1.3 Port 0 Register Description

Data Register

P0_DATA

Port 0 Data Register			(0)0 _H)	Reset Value: XX _H			
	7	6	5	4	3	2	1	0
		Res		P4	Р3	P2	P1	P0
		r		rwh	rwh	rwh	rwh	rwh

Field	Bits	Type	Description	
Px	n	rwh	Port 0 Pin x Data Value	
(x = 0 - 4)			0 _B Port 0 pin x data value = 0 1 _B Port 0 pin x data value = 1	
Res	[7:5]	r	Reserved Returns 0 if read; should be written with 0.	

Direction Register

P0_DIR

7 6 5 Res		(04 _H)			Reset Value: 00		
7	6	5	4	3	2	1	0
	Res		P4	Р3	P2	P1	P0
	r		rw	rw	rw	rw	rw

Field	Bits	Type	Description	
Px	n	rw	Port 0 Pin x Direction Control	
(x = 0 - 4)			0 _B Direction is set to input (default) 1 _B Direction is set to output	
Res	[7:5]	r	Reserved	
	[]		Returns 0 if read; should be written with 0.	



Open Drain Control Register

P0	OD
----	----

Port 0 Open	Drain Contro	l Register	(4	40 _H)		Res	set Value: 00 _H
7	6	5	4	3	2	1	0
	Res	1	P4	Р3	P2	P1	P0
	r		rw	rw	rw	rw	rw

Field	Bits	Туре	Description		
Px	n	rw	Port 0 Pin x Open Drain Mode		
(x = 0 - 4)			 0_B Normal Mode, output is actively driven for 0 and 1 state (default) 1_B Open Drain Mode, output is actively driven only for 0 state 		
Res	[7:5]	r	Reserved Returns 0 if read; should be written with 0.		

Pull-Up/Pull-Down Device Register

P0_PUDSEL

F	Port 0 Pull-l	rt 0 Pull-Up/Pull-Down Select Register			(18 _H)		Reset Value: 01		
	7	6	5	4	3	2	1	0	
		Res		P4	Р3	P2	P1	P0	
		r	"	rw	rw	rw	rw	rw	

Field	Bits	Type	Description	
Px	n	rw	Pull-Up/Pull-Down Select Port 0 Bit x	
(x = 0 - 4)			0_B Pull-down device is selected1_B Pull-up device is selected	
Res	[7:5]	r	Reserved Returns 0 if read; should be written with 0.	

P0_PUDEN

I	Port 0 Pull-U	Jp/Pull-Down	Enable Regis	ster (′	1C _H)		Re	set Value: 1F _H	
-	7	6	5	4	3	2	1	0	
		Res	1	P4	Р3	P2	P1	P0	
L		r		rw	rw	rw	rw	rw	

Field	Bits	Type	Description	
Px	n	rw	Pull-Up/Pull-Down Enable at Port 0 Bit x	
(x = 0 - 4)			0_B Pull-up or Pull-down device is disabled1_B Pull-up or Pull-down device is enabled	
Res	[7:5]	r	Reserved Returns 0 if read; should be written with 0.	



Alternate Output Select Register

P0_ALTSELy (y = 0-1)

	Port 0 Altern	rt 0 Alternate Select Register		(30 _H +y*4 _H)			Reset Value: 0		
,	7	6	5	4	3	2	1	0	
		Res		P4	Р3	P2	P1	P0	
		r		rw	rw	rw	rw	rw	

Field	Bits	Туре	Description
Px (x = 0 4)	n	rw	Alternate Select Port 0 Bit x See Table 84
(x = 0 - 4)	[7:5]	r	
Res	[7:5]	I	Reserved Returns 0 if read; should be written with 0.

Table 84 Function of Bits P0_ALTSEL0.Px and P0_ALTSEL1.Px

P0_ALTSEL0.Px	P0_ALTSEL1.Px	Function
0	0	Normal GPIO
1	0	Alternate Select 1
0	1	Alternate Select 2
1	1	Alternate Select 3

15.4.2 Port 1

15.4.2.1 Overview

Port 1 is a general purpose bidirectional port. The port registers of Port 1 are shown in Table 79.




Figure 79 Port 1 Registers

Table 85 Port 1 Registers

Register Short Name	Register Long Name
P1_DATA	Port 1 Data Register
P1_DIR	Port 1 Direction Register
P1_OD	Port 1 Open Drain Control Register
P1_PUDSEL	Port 1 Pull-Up/Pull-Down Select Register
P1_PUDEN	Port 1 Pull-Up/Pull-Down Enable Register
P1_ALTSEL0	Port 1 Alternate Select Register 0
P1_ALTSEL1	Port 1 Alternate Select Register 1

15.4.2.2 Port 1 Functions

Table 86 Port 1 Input / Output Functions

Port Pin	Input/Output	Select	Connected Signal(s)	From/to Module
P1.0	Input	GPI	P1_DATA.P0	
		INP1	T3INC	GPT12T3
		INP2	T4EUDB	GPT12T4
		INP3	CC61_0	CCU6
		INP4	SCK_2	SSC2
		INP5	EXINT1_2	SCU
	Output	GPO	P1_DATA.P0	
		ALT1	SCK_2	SSC2
		ALT2	CC61_0	CCU6
		ALT3	EXF21_3	Timer 21



Table 86 Port 1 Input / Output Functions (cont'd)

Port Pin	Input/Output	Select	Connected Signal(s)	From/to Module
P1.1	Input	GPI	P1_DATA.P1	
		INP1	-	_
		INP2	T6EUDA	GPT12T6
		INP3	-	-
		INP4	MTSR_2	SSC2
		INP5	T21_1	Timer 21
		INP6	EXINT1_0	SCU
	Output	GPO	P1_DATA.P1	_
		ALT1	MTSR_2	SSC2
		ALT2	COUT61_0	CCU6
		ALT3	TXD2_0	UART2
1.2	Input	GPI	P1_DATA.P2	
		INP1	T2INA	GPT12T2
		INP2	T2EX_1	Timer 2
		INP3	T21EX_3	Timer 21
		INP4	MRST_2_0	SSC2
		INP5	RXD2_0	UART2
		INP6	CCPOS2_2	CCU6
		INP7	EXINT0_1	SCU
	Output	GPO	P1_DATA.P2	
		ALT1	MRST_2_0	SSC2
		ALT2	COUT63_0	CCU6
		ALT3	T3OUT	GPT12T3
1.3	Input	GPI	P1_DATA.P3	
		INP1	T6INB	GPT12T6
		INP2	-	
		INP3	CC62_0	CCU6
		INP4	T6EUDB	GPT12T6
		INP5	-	
		INP6	CCPOS0_2	CCU6
		INP7	EXINT1_1	SCU
	Output	GPO	P1_DATA.P3	
		ALT1	EXF21_1	Timer 21
		ALT2	CC62_0	CCU6
		ALT3	TXD2_1	UART2



Table 86 Port 1 Input / Output Functions (cont'd)

Port Pin	Input/Output	Select	Connected Signal(s)	From/to Module
P1.4	Input	GPI	P1_DATA.P4	
		INP1	EXINT2_1	SCU
		INP2	T21EX_1	Timer 21
		INP3	T5EUDA	GPT12T5
		INP4	RxD1	UART1
		INP5	T2INB	GPT12T2
		INP6	CCPOS1_2	CCU6
		INP7	MRST_1_3	SSC1
	Output	GPO	P1_DATA.P4	
		ALT1	CLKOUT_1	SCU
		ALT2	COUT62_0	CCU6
		ALT3	RxD1	UART1 / LIN_RxD



15.4.2.3 Port 1 Register Description

Data Register

P1 DATA

	Port 1 Data I	Register		(08 _H)			Reset Value: XX _H		
	7	6	5	4	3	2	1	0	
		Res	1	P4	Р3	P2	P1	P0	
L		r	<u> </u>	rwh	rwh	rwh	rwh	rwh	

Field	Bits	Type	Description
Px	n	rwh	Port 1 Pin n Data Value
(x = 0 - 4)			0 _B Port 1 pin x data value = 0 1 _B Port 1 pin x data value = 1
Res	[7:5]	r	Reserved Returns 0 if read; should be written with 0.

Direction Register

P1_DIR

	Port 1 Direct	ion Register		(0C _H)			Reset Value: 00 _H		
	7	6	5	4	3	2	1	0	
		Res		P4	Р3	P2	P1	P0	
,		r		rw	rw	rw	rw	rw	

Field	Bits	Type	Description
Px	n	rw	Port 1 Pin x Direction Control
(x = 0 - 4)			0 _B Direction is set to input (default)
			1 _B Direction is set to output
Res	[7:5]	r	Reserved
			Returns 0 if read; should be written with 0.



Open Drain Control Register

P1_OD

ı	– Port 1 Open	Drain Control	Register	(44 _H)			Re	eset Value: 00 _H	
r	7	6	5	4	3	2	1	0	
		Res		P4	P3/P2	P1	P0	Res	
L		r		rw	rw	rw	rw	r	J

Field	Bits	Type	Description
Res	0	r	reserved
P0	1	rw	P1.0 Open Drain Mode 0 _B Normal Mode, output is actively driven for 0 and 1 state (default) 1 _B Open Drain Mode, output is actively driven only for 0 state
P1	2	rw	P1.1 Open Drain Mode 0 _B Normal Mode, output is actively driven for 0 and 1 state (default) 1 _B Open Drain Mode, output is actively driven only for 0 state
P3/P2	3	rw	P1.3 and P1.2 Open Drain Mode 0 _B Normal Mode, output is actively driven for 0 and 1 state (default) 1 _B Open Drain Mode, output is actively driven only for 0 state
P4	4	rw	P1.4 Open Drain Mode 0 _B Normal Mode, output is actively driven for 0 and 1 state (default) 1 _B Open Drain Mode, output is actively driven only for 0 state
Res	[7:5]	r	Reserved Returns 0 if read; should be written with 0.

Pull-Up/Pull-Down Device Register

P1_PUDSEL

Port 1 Pull-Up/Pull-Down Select Register				20 _H)		Res	set Value: 1F _H
7	6	5	4	3	2	1	0
	Res		P4	Р3	P2	P1	P0
	r		rw	rw	rw	rw	rw

Field	Bits	Туре	Description
Px	n	rw	Pull-Up/Pull-Down Select Port 1 Bit x
(x = 0 - 4)			0 _B Pull-down device is selected
			1 _B Pull-up device is selected (default)
Res	[7:5]	r	Reserved
			Returns 0 if read; should be written with 0.



P1_PUDEN

Port 1 Pull-Up/Pull-Down Enable Register					24 _H)		Res	set Value: 00 _H
	7	6	5	4	3	2	1	0
		Res		P4	Р3	P2	P1	P0
,		r		rw	rw	rw	rw	rw

Field	Bits	Туре	Description
Px	n	rw	Pull-Up/Pull-Down Enable at Port 1 Bit x
(x = 0 - 4)			 0_B Pull-up or Pull-down device is disabled (default) 1_B Pull-up or Pull-down device is enabled
Res	[7:5]	r	Reserved Returns 0 if read; should be written with 0.



Alternate Output Select Register

$P1_ALTSELy (y = 0-1)$

	Port 1 Alternate Select Register			(38 _H +y*4 _H)			Reset Value: 00 _H		
ŗ	7	6	5	4	3	2	1	0	
		Res	'	P4	Р3	P2	P1	P0	
ı		r	Į.	rw	rw	rw	rw	rw	

Field	Bits	Туре	Description
Px (x = 0 - 4)	n	rw	Alternate Select Port 1 Bit x See Table 87
Res	[7:5]	r	Reserved Returns 0 if read; should be written with 0.

Table 87 Function of Bits P1_ALTSEL0.Px and P1_ALTSEL1.Px

P1_ALTSEL0.Px	P1_ALTSEL1.Px	Function
0	0	Normal GPIO
1	0	Alternate Select 1
0	1	Alternate Select 2
1	1	Alternate Select 3



15.4.3 Port 2

15.4.3.1 Overview

Port 2 is a general purpose input-only port. The port registers of Port 2 are shown in Table 80.




Figure 80 Port 2 Registers

Table 88 Port 2 Registers

Register Short Name	Register Long Name
P2_DATA	Port 2 Data Register
P2_DIR	Port 2 Direction Register
P2_PUDSEL	Port 2 Pull-Up/Pull-Down Select Register
P2_PUDEN	Port 2 Pull-Up/Pull-Down Enable Register

15.4.3.2 Port 2 Functions

Table 89 Port 2 Input Functions

Port Pin	Input/Output	Select	Connected Signal(s)	From/to Module
P2.0	Input	GPI	P2_DATA.P0	
		INP1	CCPOS0_3	CCU6
		INP2	-	-
		INP3	T12HR_2	CCU6
		INP4	EXINTO_0	SCU
		INP5	CC61_2	CCU6
		ANALOG	AN0	ADC1
			XTAL (in)	XTAL



Table 89 Port 2 Input Functions (cont'd)

Port Pin	• • •		Connected Signal(s)	From/to Module
P2.2	Input	GPI	P2_DATA.P2	
		INP1	CCPOS2_3	CCU6
		INP2	T13HR_2	CCU6
		INP3	_	
		INP4	CC62_2	CCU6
		ANALOG	AN2	ADC1
		OUT	XTAL (out)	XTAL
P2.3	Input	GPI	P2_DATA.P3	
		INP1	CCPOS1_0	CCU6
		INP2	CTRAP#_1	CCU6
		INP3	T21EX_2	Timer 21
		INP4	CC60_1	CCU6
		INP5	EXINT0_3	SCU
		ANALOG	AN3	ADC1
P2.4	Input	GPI	P2_DATA.P4	
		INP1	CTRAP#_0	CCU6
		INP2	T2EUDB	GPT12T2
		INP3	MRST_1_1	SSC1
		INP4	EXINT1_3	SCU
		ANALOG	AN4	ADC1
P2.5	Input	GPI	P2_DATA.P5	
		INP1	RXD2_1	UART2
		INP2	T3EUDB	GPT12T3
		INP3	MRST_2_1	SSC2
		INP4	T2_1	Timer 2
		ANALOG	AN5	ADC1



15.4.3.3 Port 2 Register Description

Data Register

P2	DA	ATA
-----------	----	-----

Port 2 Data Register				(10 _H)			Reset Value: XX		
	7	6	5	4	3	2	1	0	
	0	Res	P5	P4	Р3	P2	0	P0	
	rh	r	rh	rh	rh	rh	rh	rh	

Field	Bits	Type	Description	
Px	n	rh	Port 2 Pin x Data Value	
(x = 0, 2-5)			0 _B Port 2 pin x data value = 0 1 _B Port 2 pin x data value = 1	
Res	6	r	Reserved Returns 0 if read; should be written with 0.	

Direction Register

P2_DIR

Port 2 Direction Register				(14 _H)			Reset Value: Bi		
	7	6	5	4	3	2	1	0	
	0	Res	P5	P4	Р3	P2	0	P0	
	rw	r	rw	rw	rw	rw	rw	rw	

Field	Bits	Type	Description
Px	n	rw	Port 2 Pin x Driver Control
(x = 0, 2-5)			0_B Input driver is enabled1_B Input driver is disabled (default)
Res	6	r	Reserved
			Returns 0 if read; should be written with 0.

Pull-Up/Pull-Down Device Register

P2_PUDSEL

Port 2 Pull-Up/Pull-Down Select Register				er (2	28 _H)		Res	et Value: BF _H
	7	6	5	4	3	2	1	0
	0	Res	P5	P4	P3	P2	0	P0
	rw	r	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description		
Px	n	rw	Pull-Up/Pull-Down Select Port 2 Bit x		
(x = 0, 2-5)			0 _B Pull-down device is selected		
			1 _B Pull-up device is selected (default)		



Field	Bits	Туре	Description
Res	6	r	Reserved
			Returns 0 if read; should be written with 0.

P2_PUDEN

Port 2 Pull-U	p/Pull-Down	Enable Regis	ter (2	2C _H)		Res	set Value: 00 _H
7	6	5	4	3	2	1	0
0	Res	P5	P4	Р3	P2	0	P0
rw	r	rw	rw	rw	rw	rw	rw

Field	Bits	Туре	Description				
Px	n	rw	Pull-Up/Pull-Down Enable at Port 2 Bit x				
(x = 0, 2-5)			 0_B Pull-up or Pull-down device is disabled (default) 1_B Pull-up or Pull-down device is enabled 				
Res	6	r	Reserved Returns 0 if read; should be written with 0.				

15.5 Alternate Function Map

The following figure displays the mapping of the alternate function of the GPIOs.






Figure 81 Alternate Function Map



16 General Purpose Timer Units (GPT12)

16.1 Features

16.1.1 Features Block GPT1

The following list summarizes the supported features:

- f_{GPT} is derived from PCLK
- f_{GPT}/4 maximum resolution
- 3 independent timers/counters
- · Timers/counters can be concatenated
- 4 operating modes:
 - Timer Mode
 - Gated Timer Mode
 - Counter Mode
 - Incremental Interface Mode
- Reload and Capture functionality
- Shared interrupt: Node 0

16.1.2 Features Block GPT2

The following list summarizes the supported features:

- f_{GPT} is derived from PCLK
- f_{GPT}/2 maximum resolution
- 2 independent timers/counters
- Timers/counters can be concatenated
- 3 operating modes:
 - Timer Mode
 - Gated Timer Mode
 - Counter Mode
- Extended capture/reload functions via 16-bit capture/reload register CAPREL
- Shared interrupt: Node 1

16.2 Introduction

The General Purpose Timer Unit blocks GPT1 and GPT2 have very flexible multifunctional timer structures which may be used for timing, event counting, pulse width measurement, pulse generation, frequency multiplication, and other purposes.

They incorporate five 16-bit timers that are grouped into the two timer blocks GPT1 and GPT2. Each timer in each block may operate independently in a number of different modes such as Gated timer or Counter Mode, or may be concatenated with another timer of the same block.

Each block has alternate input/output functions and specific interrupts associated with it. Input signals can be selected from several sources by register PISEL.

The GPT module is clocked with clock f_{GPT} . f_{GPT} is a clock derived from PCLK.



16.2.1 Block Diagram GPT1

Block GPT1 contains three timers/counters: The core timer T3 and the two auxiliary timers T2 and T4. The maximum resolution is $f_{\rm GPT}/4$. The auxiliary timers of GPT1 may optionally be configured as reload or capture registers for the core timer. These registers are listed in **Section 16.3.7.1**.




Figure 82 GPT1 Block Diagram (n = 2 ... 5)



16.2.2 Block Diagram GPT2

Block GPT2 contains two timers/counters: The core timer T6 and the auxiliary timer T5. The maximum resolution is $f_{\text{GPT}}/2$. An additional Capture/Reload register (CAPREL) supports capture and reload operation with extended functionality. These registers are listed in **Section 16.4.8.1**.




Figure 83 GPT2 Block Diagram (n = 1 ... 4)



16.3 Timer Block GPT1

From a programmer's point of view, the GPT1 block is composed of a set of SFRs as summarized below. Those portions of port and direction registers which are used for alternate functions by the GPT1 block are shaded.




Figure 84 SFRs Associated with Timer Block GPT1

All three timers of block GPT1 (T2, T3, T4) can run in one of 4 basic modes: Timer Mode, Gated Timer Mode, Counter Mode, or Incremental Interface Mode. All timers can count up or down. Each timer of GPT1 is controlled by a separate control register TxCON.

Each timer has an input pin TxIN (alternate pin function) associated with it, which serves as the gate control in Gated Timer Mode, or as the count input in Counter Mode. The count direction (up/down) may be programmed via software or may be dynamically altered by a signal at the External Up/Down control input TxEUD (alternate pin function). An overflow/underflow of core timer T3 is indicated by the Output Toggle Latch T3OTL, whose state may be output on the associated pin T3OUT (alternate pin function). The auxiliary timers T2 and T4 may additionally be concatenated with the core timer T3 (through T3OTL) or may be used as capture or reload registers for the core timer T3.

The current contents of each timer can be read or modified by the CPU by accessing the corresponding timer count registers T2, T3, or T4, located in the non-bitaddressable SFR space (see **Section 16.3.7.1**). When any of the timer registers is written to by the CPU in the state immediately preceding a timer increment, decrement, reload, or capture operation, the CPU write operation has priority in order to guarantee correct results.

The interrupts of GPT1 are controlled through the SCU.**GPT12IEN** and SCU.**GPT12IRC**. These registers are not part of the GPT1 block.

The input and output lines of GPT1 are connected to pins. The control registers for the port functions are located in the respective port modules.

Note: The timing requirements for external input signals can be found in **Section 16.3.5**, **Section 16.7.1** summarizes the module interface signals, including pins.



16.3.1 GPT1 Core Timer T3 Control

The current contents of the core timer T3 are reflected by its count register T3. This register can also be written to by the CPU, for example, to set the initial start value.

The core timer T3 is configured and controlled via its control register T3CON.

Timer T3 Run Control

The core timer T3 can be started or stopped by software through bit T3R (Timer T3 Run Bit). This bit is relevant in all operating modes of T3. Setting bit T3R will start the timer, clearing bit T3R stops the timer.

In Gated Timer Mode, the timer will only run if T3R = 1 and the gate is active (high or low, as programmed).

Note: When bit T2RC or T4RC in timer control register T2CON or T4CON is set, bit T3R will also control (start and stop) the auxiliary timer(s) T2 and/or T4.

Count Direction Control

The count direction of the GPT1 timers (core timer and auxiliary timers) can be controlled either by software or by the external input pin TxEUD (Timer Tx External Up/Down Control Input). These options are selected by bits TxUD and TxUDE in the respective control register TxCON. When the up/down control is provided by software (bit TxUDE = 0), the count direction can be altered by setting or clearing bit TxUD. When bit TxUDE = 1, pin TxEUD is selected to be the controlling source of the count direction. However, bit TxUD can still be used to reverse the actual count direction, as shown in **Table 94**. The count direction can be changed regardless of whether or not the timer is running.

Note: When pin TxEUD is used as external count direction control input, it must be configured as input.



Timer T3 Output Toggle Latch

The overflow/underflow signal of timer T3 is connected to a block named 'Toggle Latch', shown in the Timer Mode diagrams. **Figure 85** illustrates the details of this block. An overflow or underflow of T3 will clock two latches: The first latch represents bit T3OTL in control register T3CON. The second latch is an internal latch toggled by T3OTL's output. Both latch outputs are connected to the input control blocks of the auxiliary timers T2 and T4. The output level of the shadow latch will match the output level of T3OTL, but is delayed by one clock cycle. When the T3OTL value changes, this will result in a temporarily different output level from T3OTL and the shadow latch, which can trigger the selected count event in T2 and/or T4.

When software writes to T3OTL, both latches are set or cleared simultaneously. In this case, both signals to the auxiliary timers carry the same level and no edge will be detected. Bit T3OE (overflow/underflow output enable) in register T3CON enables the state of T3OTL to be monitored via an external pin T3OUT. When T3OTL is linked to an external port pin (must be configured as output), T3OUT can be used to control external HW. If T3OE = 1, pin T3OUT outputs the state of T3OTL. If T3OE = 0, pin T3OUT outputs a high level (as long as the T3OUT alternate function is selected for the port pin).

The trigger signals can serve as an input for the counter function or as a trigger source for the reload function of the auxiliary timers T2 and T4.

As can be seen from **Figure 85**, when latch T3OTL is modified by software to determine the state of the output line, also the internal shadow latch is set or cleared accordingly. Therefore, no trigger condition is detected by T2/T4 in this case.




Figure 85 Block Diagram of the Toggle Latch Logic of Core Timer T3 (x = 3)



16.3.2 GPT1 Core Timer T3 Operating Modes

Timer T3 can operate in one of several modes.

Timer T3 in Timer Mode

Timer mode for the core timer T3 is selected by setting bitfield T3M in register T3CON to 000_B . In Timer Mode, T3 is clocked with the module's input clock $f_{\rm GPT}$ divided by two programmable prescalers controlled by bitfields BPS1 and T3I in register T3CON. Please see **Section 16.3.5** for details on the input clock options.




Figure 86 Block Diagram of Core Timer T3 in Timer Mode



Timer T3 in Gated Timer Mode

Gated Timer Mode for the core timer T3 is selected by setting bitfield T3M in register T3CON to 010_B or 011_B . Bit T3M.0 (T3CON.3) selects the active level of the gate input. The same options for the input frequency are available in Gated Timer Mode as in Timer Mode (see **Section 16.3.5**). However, the input clock to the timer in this mode is gated by the external input pin T3IN (Timer T3 External Input).

To enable this operation, the associated pin T3IN must be configured as input.




Figure 87 Block Diagram of Core Timer T3 in Gated Timer Mode

If T3M = 010_B , the timer is enabled when T3IN shows a low level. A high level at this line stops the timer. If T3M = 011_B , line T3IN must have a high level in order to enable the timer. Additionally, the timer can be turned on or off by software using bit T3R. The timer will only run if T3R is 1 and the gate is active. It will stop if either T3R is 0 or the gate is inactive.

Note: A transition of the gate signal at pin T3IN does not cause an interrupt request.



Timer T3 in Counter Mode

Counter Mode for the core timer T3 is selected by setting bitfield T3M in register T3CON to 001_B. In Counter Mode, timer T3 is clocked by a transition at the external input pin T3IN. The event causing an increment or decrement of the timer can be a positive, a negative, or both a positive and a negative transition at this line. Bitfield T3I in control register T3CON selects the triggering transition (see **Table 96**).




Figure 88 Block Diagram of Core Timer T3 in Counter Mode

For Counter Mode operation, pin T3IN must be configured as input. The maximum input frequency allowed in Counter Mode depends on the selected prescaler value. To ensure that a transition of the count input signal applied to T3IN is recognized correctly, its level must be held high or low for a minimum number of module clock cycles before it changes. This information can be found in **Section 16.3.5**.



Timer T3 in Incremental Interface Mode

Incremental interface mode for the core timer T3 is selected by setting bitfield T3M in register T3CON to $110_{\rm B}$ or $111_{\rm B}$. In Incremental Interface Mode, the two inputs associated with core timer T3 (T3IN, T3EUD) are used to interface to an incremental encoder. T3 is clocked by each transition on one or both of the external input pins to provide 2-fold or 4-fold resolution of the encoder input.




Figure 89 Block Diagram of Core Timer T3 in Incremental Interface Mode

Bitfield T3I in control register T3CON selects the triggering transitions (see **Table 99**). The sequence of the transitions of the two input signals is evaluated and generates count pulses as well as the direction signal. So T3 is modified automatically according to the speed and the direction of the incremental encoder and, therefore, its contents always represent the encoder's current position.

The interrupt request (T3IRQ) generation mode can be selected: In Rotation Detection Mode (T3M = 110_B), an interrupt request is generated each time the count direction of T3 changes. In Edge Detection Mode (T3M = 111_B), an interrupt request is generated each time a count edge for T3 is detected. Count direction, changes in the count direction, and count requests are monitored by status bits T3RDIR, T3CHDIR, and T3EDGE in register T3CON.

The incremental encoder can be connected directly to the TLE987xQX without external interface logic. In a standard system, however, comparators will be employed to convert the encoder's differential outputs (such as A, Ā) to digital signals (such as A). This greatly increases noise immunity.

Note: The third encoder output T0, which indicates the mechanical zero position, may be connected to an external interrupt input and trigger a reset of timer T3.

If input T4IN is available, T0 can be connected there and clear T3 automatically without requiring an interrupt.






Figure 90 Connection of the Encoder to the TLE987xQX

For incremental interface operation, the following conditions must be met:

- Bitfield T3M must be 110_B or 111_B.
- Both pins T3IN and T3EUD must be configured as input.
- Pin T4IN must be configured as input, if used for T0.
- Bit T3UDE must be 1 to enable automatic external direction control.

The maximum count frequency allowed in Incremental Interface Mode depends on the selected prescaler value. To ensure that a transition of any input signal is recognized correctly, its level must be held high or low for a minimum number of module clock cycles before it changes. This information can be found in **Section 16.3.5**.

As in Incremental Interface Mode two input signals with a 90° phase shift are evaluated, their maximum input frequency can be half the maximum count frequency.

In Incremental Interface Mode, the count direction is automatically derived from the sequence in which the input signals change, which corresponds to the rotation direction of the connected sensor. **Table 90** summarizes the possible combinations.

Table 90 GPT1 Core Timer T3 (Incremental Interface Mode) Count Direction

Level on Respective other		T3IN Input	T3EUD Input			
Input	Rising ↑	Falling ↓	Rising ↑	Falling ↓		
High	Down	Up	Up	Down		
Low	Up	Down	Down	Up		

Figure 91 and **Figure 92** give examples of T3's operation, visualizing count signal generation and direction control. They also show how input jitter is compensated, which might occur if the sensor rests near to one of its switching points.






Figure 91 Evaluation of Incremental Encoder Signals, 2 Count Inputs




Figure 92 Evaluation of Incremental Encoder Signals, 1 Count Input

Note: Timer T3 operating in Incremental Interface Mode automatically provides information on the sensor's current position. Dynamic information (speed, acceleration, deceleration) may be obtained by measuring the incoming signal periods (see "Combined Capture Modes" on Page 455).



16.3.3 GPT1 Auxiliary Timers T2/T4 Control

Auxiliary timers T2 and T4 have exactly the same functionality. They can be configured for Timer Mode, Gated Timer Mode, Counter Mode, or Incremental Interface Mode with the same options for the timer frequencies and the count signal as the core timer T3. In addition to these 4 counting modes, the auxiliary timers can be concatenated with the core timer, or they may be used as reload or capture registers in conjunction with the core timer. The start/stop function of the auxiliary timers can be remotely controlled by the T3 run control bit. Several timers may thus be controlled synchronously.

The current contents of an auxiliary timer are reflected by its count register T2 or T4, respectively. These registers can also be written to by the CPU, for example, to set the initial start value.

The individual configurations for timers T2 and T4 are determined by their control registers T2CON and T4CON, which are organized identically. Note that functions which are present in all 3 timers of block GPT1 are controlled in the same bit positions and in the same manner in each of the specific control registers.

Note: The auxiliary timers have no output toggle latch and no alternate output function.

Timer T2/T4 Run Control

Each of the auxiliary timers T2 and T4 can be started or stopped by software in two different ways:

- Through the associated timer run bit (T2R or T4R). In this case it is required that the respective control bit TxRC = 0.
- Through the core timer's run bit (T3R). In this case the respective remote control bit must be set (TxRC = 1).

The selected run bit is relevant in all operating modes of T2/T4. Setting the bit will start the timer, clearing the bit stops the timer.

In Gated Timer Mode, the timer will only run if the selected run bit is set and the gate is active (high or low, as programmed).

Note: If remote control is selected T3R will start/stop timer T3 and the selected auxiliary timer(s) synchronously.

Count Direction Control

The count direction of the GPT1 timers (core timer and auxiliary timers) is controlled in the same way, either by software or by the external input pin TxEUD. Please refer to the description in **Table 94**.

Note: When pin TxEUD is used as external count direction control input, it must be configured as input.



16.3.4 GPT1 Auxiliary Timers T2/T4 Operating Modes

The operation of the auxiliary timers in the basic operating modes is almost identical with the core timer's operation, with very few exceptions. Additionally, some combined operating modes can be selected.

Timers T2 and T4 in Timer Mode

Timer mode for an auxiliary timer Tx is selected by setting its bitfield TxM in register TxCON to 000_B.




Figure 93 Block Diagram of an Auxiliary Timer in Timer Mode



Timers T2 and T4 in Gated Timer Mode

Gated Timer Mode for an auxiliary timer Tx is selected by setting bitfield TxM in register TxCON to 010_B or 011_B . Bit TxM.0 (TxCON.3) selects the active level of the gate input.

Note: A transition of the gate signal at line TxIN does not cause an interrupt request.




Figure 94 Block Diagram of an Auxiliary Timer in Gated Timer Mode

Note: There is no output toggle latch for T2 and T4.

Start/stop of an auxiliary timer can be controlled locally or remotely.



Timers T2 and T4 in Counter Mode

Counter Mode for an auxiliary timer Tx is selected by setting bitfield TxM in register TxCON to 001_B. In Counter Mode, an auxiliary timer can be clocked either by a transition at its external input line TxIN, or by a transition of timer T3's toggle latch T3OTL. The event causing an increment or decrement of a timer can be a positive, a negative, or both a positive and a negative transition at either the respective input pin or at the toggle latch. Bitfield TxI in control register TxCON selects the triggering transition (see **Table 98**).




Figure 95 Block Diagram of an Auxiliary Timer in Counter Mode

Note: Only state transitions of T3OTL which are caused by the overflows/underflows of T3 will trigger the counter function of T2/T4. Modifications of T3OTL via software will NOT trigger the counter function of T2/T4.

For counter operation, pin TxIN must be configured as input. The maximum input frequency allowed in Counter Mode depends on the selected prescaler value. To ensure that a transition of the count input signal applied to TxIN is recognized correctly, its level must be held high or low for a minimum number of module clock cycles before it changes. This information can be found in **Section 16.3.5**.



Timer Concatenation

Using the toggle bit T3OTL as a clock source for an auxiliary timer in Counter Mode concatenates the core timer T3 with the respective auxiliary timer. This concatenation forms either a 32-bit or a 33-bit timer/counter, depending on which transition of T3OTL is selected to clock the auxiliary timer.

- **32-bit Timer/Counter:** If both a positive and a negative transition of T3OTL are used to clock the auxiliary timer, this timer is clocked on every overflow/underflow of the core timer T3. Thus, the two timers form a 32-bit timer.
- 33-bit Timer/Counter: If either a positive or a negative transition of T3OTL is selected to clock the auxiliary timer, this timer is clocked on every second overflow/underflow of the core timer T3. This configuration forms a 33-bit timer (16-bit core timer + T3OTL + 16-bit auxiliary timer).
 - As long as bit T3OTL is not modified by software, it represents the state of the internal toggle latch, and can be regarded as part of the 33-bit timer.

The count directions of the two concatenated timers are not required to be the same. This offers a wide variety of different configurations.

T3, which represents the low-order part of the concatenated timer, can operate in Timer Mode, Gated Timer Mode or Counter Mode in this case.




Figure 96 Concatenation of Core Timer T3 and an Auxiliary Timer



Timers T2 and T4 in Capture Mode

Capture mode for an auxiliary timer Tx is selected by setting bitfield TxM in the respective register TxCON to 101_B. In capture mode, the contents of the core timer T3 are latched into an auxiliary timer register in response to a signal transition at the respective auxiliary timer's external input pin TxIN. The capture trigger signal can be a positive, a negative, or both a positive and a negative transition.

The two least significant bits of bitfield TxI select the active transition (see **Table 98**). Bit 2 of TxI is irrelevant for capture mode and must be cleared (TxI.2 = 0).

Note: When programmed for capture mode, the respective auxiliary timer (T2 or T4) stops independently of its run flag T2R or T4R.




Figure 97 GPT1 Auxiliary Timer in Capture Mode

Upon a trigger (selected transition) at the corresponding input pin TxIN the contents of the core timer are loaded into the auxiliary timer register and the associated interrupt request flag TxIR will be set.

For capture mode operation, the respective timer input pin TxIN must be configured as input. To ensure that a transition of the capture input signal applied to TxIN is recognized correctly, its level must be held high or low for a minimum number of module clock cycles, detailed in **Section 16.3.5**.



Timers T2 and T4 in Incremental Interface Mode

Incremental interface mode for an auxiliary timer Tx is selected by setting bitfield TxM in the respective register TxCON to 110_B or 111_B . In Incremental Interface Mode, the two inputs associated with an auxiliary timer Tx (TxIN, TxEUD) are used to interface to an incremental encoder. Tx is clocked by each transition on one or both of the external input pins to provide 2-fold or 4-fold resolution of the encoder input.




Figure 98 Block Diagram of an Auxiliary Timer in Incremental Interface Mode

The operation of the auxiliary timers T2 and T4 in Incremental Interface Mode and the interrupt generation are the same as described for the core timer T3. The descriptions, figures and tables apply accordingly.

Note: Timers T2 and T4 operating in Incremental Interface Mode automatically provide information on the sensor's current position. For dynamic information (speed, acceleration, deceleration) see "Combined Capture Modes" on Page 455).



Timers T2 and T4 in Reload Mode

Reload Mode for an auxiliary timer Tx is selected by setting bitfield TxM in the respective register TxCON to 100_B. In reload mode, the core timer T3 is reloaded with the contents of an auxiliary timer register, triggered by one of two different signals. The trigger signal is selected the same way as the clock source for Counter Mode (see Table 98), i.e. a transition of the auxiliary timer's input TxIN or the toggle latch T3OTL may trigger the reload.

Note: When programmed for reload mode, the respective auxiliary timer (T2 or T4) stops independently of its run flag T2R or T4R.

The timer input pin TxIN must be configured as input if it shall trigger a reload operation.




Figure 99 GPT1 Auxiliary Timer in Reload Mode

Upon a trigger signal, T3 is loaded with the contents of the respective timer register (T2 or T4) and the respective interrupt request flag (T2IR or T4IR) is set.

Note: When a T3OTL transition is selected for the trigger signal, the interrupt request flag T3IR will also be set upon a trigger, indicating T3's overflow or underflow. Modifications of T3OTL via software will NOT trigger the counter function of T2/T4.

To ensure that a transition of the reload input signal applied to TxIN is recognized correctly, its level must be held high or low for a minimum number of module clock cycles, detailed in **Section 16.3.5**.

The reload mode triggered by the T3 toggle latch can be used in a number of different configurations. The following functions can be performed, depending on the selected active transition:

- If both a positive and a negative transition of T3OTL are selected to trigger a reload, the core timer will be
 reloaded with the contents of the auxiliary timer each time it overflows or underflows. This is the standard
 reload mode (reload on overflow/underflow).
- If either a positive or a negative transition of T3OTL is selected to trigger a reload, the core timer will be reloaded with the contents of the auxiliary timer on every second overflow or underflow.
- Using this "single-transition" mode for both auxiliary timers allows to perform very flexible Pulse Width Modulation (PWM). One of the auxiliary timers is programmed to reload the core timer on a positive transition of T3OTL, the other is programmed for a reload on a negative transition of T3OTL. With this combination the core timer is alternately reloaded from the two auxiliary timers.

Figure 100 shows an example for the generation of a PWM signal using the "single-transition" reload mechanism. T2 defines the high time of the PWM signal (reloaded on positive transitions) and T4 defines the low time of the PWM signal (reloaded on negative transitions). The PWM signal can be output on pin T3OUT if T3OE = 1. With this method, the high and low time of the PWM signal can be varied in a wide range.



Note: The output toggle latch T3OTL is accessible via software and may be changed, if required, to modify the PWM signal.

However, this will NOT trigger the reloading of T3.




Figure 100 GPT1 Timer Reload Configuration for PWM Generation

Note: Although possible, selecting the same reload trigger event for both auxiliary timers should be avoided. In such a case, both reload registers would try to load the core timer at the same time. If this combination is selected, T2 is disregarded and the contents of T4 is reloaded.

User's Manual 426 Rev. 1.3, 2017-06-27



16.3.5 GPT1 Clock Signal Control

All actions within the timer block GPT1 are triggered by transitions of its basic clock. This basic clock is derived from the system clock by a basic block prescaler, controlled by bitfield BPS1 in register T3CON (see **Figure 82**). The count clock can be generated in two different ways:

- Internal count clock, derived from GPT1's basic clock via a programmable prescaler, is used for (gated)
 Timer Mode.
- External count clock, derived from the timer's input pin(s), is used for Counter Mode.

For both ways, the basic clock determines the maximum count frequency and the timer's resolution:

Table 91 Basic Clock Selection for Block GPT1

Block Prescaler ¹⁾	BPS1 = 01 _B	BPS1 = 00 _B ²⁾	BPS1 = 11 _B	BPS1 = 10 _B
Prescaling Factor for GPT1: F(BPS1)	F(BPS1) = 4	F(BPS1) = 8	F(BPS1) = 16	F(BPS1) = 32
Maximum External Count Frequency	$f_{\rm GPT}/8$	$f_{\rm GPT}/16$	$f_{GPT}/32$	$f_{GPT}/64$
Input Signal Stable Time	$4 \times t_{GPT}$	$8 \times t_{\text{GPT}}$	$16 \times t_{GPT}$	$32 \times t_{GPT}$

- 1) Please note the non-linear encoding of bitfield BPS1.
- 2) Default after reset.

Note: When initializing the GPT1 block, and the block prescaler BPS1 in register T3CON needs to be set to a value different from its reset value (00_B), it must be initialized first before any mode involving external trigger signals is configured. These modes include counter, incremental interface, capture, and reload mode. Otherwise, unintended count/capture/reload events may occur.

In this case (e.g. when changing BPS1 during operation of the GPT1 block), disable related interrupts before modification of BPS1, and afterwards clear the corresponding service request flags and re-initialize those registers (T2, T3, T4) that might be affected by a count/capture/reload event.

Internal Count Clock Generation

In Timer Mode and Gated Timer Mode, the count clock for each GPT1 timer is derived from the GPT1 basic clock by a programmable prescaler, controlled by bitfield Txl in the respective timer's control register TxCON.

The count frequency f_{Tx} for a timer Tx and its resolution r_{Tx} are scaled linearly with lower clock frequencies, as can be seen from the following formula:

$$f_{\mathsf{Tx}} = \frac{f_{\mathsf{GPT}}}{\mathsf{F}(\mathsf{BPS1}) \times 2^{\mathsf{TxI}}} \qquad r_{\mathsf{Tx}}[\mu s] = \frac{\mathsf{F}(\mathsf{BPS1}) \times 2^{\mathsf{TxI}}}{f_{\mathsf{GPT}}[\mathsf{MHz}]}$$
 (6)

The effective count frequency depends on the common module clock prescaler factor F(BPS1) as well as on the individual input prescaler factor $2^{<Txl>}$. Table 95 summarizes the resulting overall divider factors for a GPT1 timer that result from these cascaded prescalers.

Table 92 lists GPT1 timer's parameters (such as count frequency, resolution, and period) resulting from the selected overall prescaler factor and the module clock $f_{\rm GPT}$. Note that some numbers may be rounded.



Table 92 GPT1 Timer Parameters

Mod	ule Clock f_{GPT} =	10 MHz	Overall	Mod	Module Clock f_{GPT} = 40 MHz				
Frequency	Resolution	Period	Prescaler Factor	Frequency	Resolution	Period			
2.5 MHz	400 ns	26.21 ms	4	10.0 MHz	100 ns	6.55 ms			
1.25 MHz	800 ns	52.43 ms	8	5.0 MHz	200 ns	13.11 ms			
625.0 kHz	1.6 μs	104.9 ms	16	2.5 MHz	400 ns	26.21 ms			
312.5 kHz	3.2 μs	209.7 ms	32	1.25 MHz	800 ns	52.43 ms			
156.25 kHz	6.4 μs	419.4 ms	64	625.0 kHz	1.6 μs	104.9 ms			
78.125 kHz	12.8 μs	838.9 ms	128	312.5 kHz	3.2 μs	209.7 ms			
39.06 kHz	25.6 μs	1.678 s	256	156.25 kHz	6.4 μs	419.4 ms			
19.53 kHz	51.2 μs	3.355 s	512	78.125 kHz	12.8 μs	838.9 ms			
9.77 kHz	102.4 μs	6.711 s	1024	39.06 kHz	25.6 μs	1.678 s			
4.88 kHz	204.8 μs	13.42 s	2048	19.53 kHz	51.2 μs	3.355 s			
2.44 kHz	409.6 μs	26.84 s	4096	9.77 kHz	102.4 μs	6.711 s			

External Count Clock Input

The external input signals of the GPT1 block are sampled with the GPT1 basic clock (see **Figure 82**). To ensure that a signal is recognized correctly, its current level (high or low) must be held active for at least one complete sampling period, before changing. A signal transition is recognized if two subsequent samples of the input signal represent different levels. Therefore, a minimum of two basic clock periods are required for the sampling of an external input signal. Thus, the maximum frequency of an input signal must not be higher than half the basic clock. **Table 93** summarizes the resulting requirements for external GPT1 input signals.

Table 93 GPT1 External Input Signal Limits

	Basic Clock 10 MHz	Input GPT1 Frequ. Divider		Input Phase Duration	GPT1 Basic Clock = 40 MHz		
Max. Input Frequency	Min. Level Hold Time	Factor	BPS1		Max. Input Frequency	Min. Level Hold Time	
1.25 MHz	400 ns	$f_{\rm GPT}/8$	01 _B	$4 \times t_{GPT}$	5.0 MHz	100 ns	
625.0 kHz	800 ns	$f_{\rm GPT}$ /16	00 _B	$8 \times t_{GPT}$	2.5 MHz	200 ns	
312.5 kHz	1.6 μs	$f_{\rm GPT}/32$	11 _B	$16 \times t_{GPT}$	1.25 MHz	400 ns	
156.25 kHz	3.2 μs	$f_{\rm GPT}/64$	10 _B	$32 \times t_{\mathrm{GPT}}$	625.0 kHz	800 ns	

These limitations are valid for all external input signals to GPT1, including the external count signals in Counter Mode and Incremental Interface Mode, the gate input signals in Gated Timer Mode, and the external direction signals.



16.3.6 Interrupt Control for GPT1 Timers

When a timer overflows from FFFF_H to 0000_H (when counting up), or when it underflows from 0000_H to FFFF_H (when counting down), its interrupt request flag in register GPT12E_T2, GPT12E_T3, or GPT12E_T4 will be set. This will cause an interrupt to the respective timer interrupt vector, if the respective interrupt enable bit is set.

In **Reload Mode**, upon a trigger signal, T3 is loaded with the contents of the respective timer (T2 or T4) and the respective interrupt request flag in register GPT12E_T2 or GPT12E_T4 is set.

In Incremental Interface Mode, the interrupt request generation can be selected as follows:

- In Rotation Detection Mode (T3M = 110_B), an interrupt request is generated each time the count direction of T3 changes.
- In Edge Detection Mode (T3M = 111_B), an interrupt request is generated each time a count edge for T3 is detected.

In **Capture Mode**, upon a trigger (selected transition) at the corresponding input pin the content of the core timer T3 are loaded into the auxiliary timer register Tx and the associated interrupt request flag in register GPTE12_T2 or GPT12E_T4 will be set.



16.3.7 GPT1 Registers

16.3.7.1 GPT1 Timer Registers

 	 9

Timer	T2 Cou	ınt Reg	jister				(2	0 _H)					Reset	: Value	: 0000 _H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						'	1	72							
		ļ		1	ļ		rv	wh		ļ		-	1	-	

Field	Bits	Тур	Description			
T2	[15:0]	rwh	Timer T2 Current Value			
			Contains the current value of the timer T2			

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0	T3 Timer	T3 Cou	unt Reç	gister				(2	4 _H)					Reset	Value	: 0000 _H
T3	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1	1	1	1	' T	3	1	1	1	1	1		'

Field	Bits	Тур	Description				
T3	[15:0]	rwh	ner T3 Current Value				
			Contains the current value of the timer T3				

T4 Timer T4 Count Register (28_H) Reset Value: 0000_H 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 T4 rwh

Field	Bits	Тур	Description			
T4	[15:0]	rwh	Timer T4 Current Value			
			Contains the current value of the timer T4			



16.3.7.2 GPT1 Timer Control Registers

GPT1 Core Timer T3 Control Register

T3CON

Timer T3 Control Register				(0C _H)						Reset Value: 0000 _H					
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
T3 R DIR	T3 CH DIR	T3 EDGE	ВР	PS1	T3 OTL	T3 OE	T3 UDE	T3 UD	T3 R		T3M	1		ТЗІ	
rh	rwh	rwh	r	W	rwh	rw	rw	rw	rw		rw		•	rw	

Field	Bits	Type	Description				
T3I	[2:0]	rw	Timer T3 Input Parameter Selection Depends on the operating mode, see respective sections for encoding: Table 95 for Timer Mode and Gated Timer Mode Table 96 for Counter Mode Table 99 for Incremental Interface Mode				
T3M	[5:3]	rw	Timer T3 Mode Control 000 _B Timer Mode 001 _B Counter Mode 010 _B Gated Timer Mode with gate active low 011 _B Gated Timer Mode with gate active high 100 _B Reserved. Do not use this combination 101 _B Reserved. Do not use this combination 110 _B Incremental Interface Mode (Rotation Detection Mode) 111 _B Incremental Interface Mode (Edge Detection Mode)				
T3R	6	rw	Timer T3 Run Bit 0 _B Timer T3 stops 1 _B Timer T3 runs				
T3UD	7	rw	Timer T3 Up/Down Control ¹⁾ 0 _B Timer T3 counts up 1 _B Timer T3 counts down Note: This bit only controls count direction of T3 if bit T3UDE = 0.				
T3UDE	8	rw	Timer T3 External Up/Down Enable ¹⁾ 0 _B Count direction is controlled by bit T3UD; input T3EUD is disconnected 1 _B Count direction is controlled by input T3EUD				
T30E	9	rw	Overflow/Underflow Output Enable 0 _B Alternate Output Function Disabled 1 _B State of T3 toggle latch is output on pin T3OUT				
T3OTL	10	rwh	Timer T3 Overflow Toggle Latch Toggles on each overflow/underflow of T3. Can be set or cleared by software (see separate description)				



Field	Bits	Type	Description
BPS1	[12:11]	rw	GPT1 Block Prescaler Control Selects the basic clock for block GPT1
			(see also Section 16.3.5) $00_{\rm B} \ f_{\rm GPT}/8$ $01_{\rm B} \ f_{\rm GPT}/4$ $10_{\rm B} \ f_{\rm GPT}/32$ $11_{\rm B} \ f_{\rm GPT}/16$
T3EDGE	13	rwh	Timer T3 Edge Detection Flag The bit is set each time a count edge is detected. T3EDGE must be cleared by software. 0 _B No count edge was detected 1 _B A count edge was detected
T3CHDIR	14	rwh	Timer T3 Count Direction Change Flag This bit is set each time the count direction of timer T3 changes. T3CHDIR must be cleared by software. 0 _B No change of count direction was detected 1 _B A change of count direction was detected
T3RDIR	15	rh	Timer T3 Rotation Direction Flag 0 _B Timer T3 counts up 1 _B Timer T3 counts down

¹⁾ See **Table 104** for encoding of bits T3UD and T3UDE.



GPT1 Auxiliary Timers T2/T4 Control Registers

T2CON

Timer T2 Control Register								(08 _H)				Reset	Value:	0000 _H		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	T2 R DIR	T2 CH DIR	T2 EDGE	T2 IR DIS	R	es	T2 RC	T2 UDE	T2 UD	T2 R		T2M	ı		T2I	
	rh	rwh	rwh	rw	•	r	rw	rw	rw	rw	•	rw		•	rw	

Field	Bits	Туре	Description		
T2I	[2:0]	rw	Timer T2 Input Parameter Selection Depends on the operating mode, see respective sections for encoding: Table 95 for Timer Mode and Gated Timer Mode Table 98 for Counter Mode Table 99 for Incremental Interface Mode Table 98 for Reload Mode Table 97 for Capture Mode		
T2M	[5:3]	rw	Timer T2 Mode Control (Basic Operating Mode) 000 _B Timer Mode 001 _B Counter Mode 010 _B Gated Timer Mode with gate active low 011 _B Gated Timer Mode with gate active high 100 _B Reload Mode 101 _B Capture Mode 110 _B Incremental Interface Mode (Rotation Detection Mode) 111 _B Incremental Interface Mode (Edge Detection Mode)		
T2R	6	rw	Timer T2 Run Bit 0 _B Timer T2 stops 1 _B Timer T2 runs Note: This bit only controls timer T2 if bit T2RC = 0.		
T2UD	7	rw	Timer T2 Up/Down Control ¹⁾ 0 _B Timer T2 counts up 1 _B Timer T2 counts down Note: This bit only controls count direction of T2 if bit T2UDE = 0.		
T2UDE	8	rw	Timer T2 External Up/Down Enable ¹⁾ 0 _B Count direction is controlled by bit T2UD; input T2EUD is disconnected 1 _B Count direction is controlled by input T2EUD		
T2RC	9	rw	Timer T2 Remote Control 0 _B Timer T2 is controlled by its own run bit T2R 1 _B Timer T2 is controlled by the run bit T3R of core timer T3, not by bit T2R		



Field	Bits	Type	Description				
T2IRDIS	12	rw	Timer T2 Interrupt Disable 0 _B Interrupt generation for T2CHDIR and T2EDGE interrupts i Incremental Interface Mode is enabled 1 _B Interrupt generation for T2CHDIR and T2EDGE interrupts i Incremental Interface Mode is disabled				
T2EDGE	13	rwh	Timer T2 Edge Detection The bit is set each time a count edge is detected. T2EDGE must be cleared by software. 0 _B No count edge was detected 1 _B A count edge was detected				
T2CHDIR	14	rwh	Timer T2 Count Direction Change The bit is set each time the count direction of timer T2 changes. T2CHDIR must be cleared by software. 0 _B No change in count direction was detected 1 _B A change in count direction was detected				
T2RDIR	15	rh	Timer T2 Rotation Direction 0 _B Timer T2 counts up 1 _B Timer T2 counts down				
Res	[11:10]	r	Reserved Read as 0; should be written with 0.				

¹⁾ See **Table 104** for encoding of bits T2UD and T2UDE.

T4CON

Timer T4 Control Register							(10 _H)						Reset Value: 0000 _H			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	T4 R DIR	T4 CH DIR	T4 EDGE	T4 IR DIS	CLRT3 EN	CLRT2 EN	T4 RC	T4 UDE	T4 UD	T4 R		T4M	ı		T4I	
	rh	rwh	rwh	rw	rw	rw	rw	rw	rw	rw		rw		1	rw	

Field	Bits	Туре	Description
T4I	[2:0]	rw	Timer T4 Input Parameter Selection
			Depends on the operating mode, see respective sections for encoding:
			Table 95 for Timer Mode and Gated Timer Mode
			Table 98 for Counter Mode
			Table 99 for Incremental Interface Mode
			Table 98 for Reload Mode
			Table 97 for Capture Mod



Field	Bits	Туре	Description
T4M	[5:3]	rw	Timer T4 Mode Control (Basic Operating Mode) 000 _B Timer Mode 001 _B Counter Mode 010 _B Gated Timer Mode with gate active low 011 _B Gated Timer Mode with gate active high 100 _B Reload Mode 101 _B Capture Mode 110 _B Incremental Interface Mode (Rotation Detection Mode) 111 _B Incremental Interface Mode (Edge Detection Mode)
T4R	6	rw	Timer T4 Run Bit 0 _B Timer T4 stops 1 _B Timer T4 runs Note: This bit only controls timer T4 if bit T4RC = 0.
T4UD	7	rw	Timer T4 Up/Down Control ¹⁾ 0 _B Timer T4 counts up 1 _B Timer T4 counts down Note: This bit only controls count direction of T4 if bit T4UDE = 0.
T4UDE	8	rw	Timer T4 External Up/Down Enable ¹⁾ 0 _B Count direction is controlled by bit T4UD; input T4EUD is disconnected 1 _B Count direction is controlled by input T4EUD
T4RC	9	rw	Timer T4 Remote Control 0 _B Timer T4 is controlled by its own run bit T4R 1 _B Timer T4 is controlled by the run bit T3R of core timer T3, but not by bit T4R
CLRT2EN	10	rw	Clear Timer T2 Enable Enables the automatic clearing of timer T2 upon a falling edge of the selected T4EUD input. O _B No effect of T4EUD on timer T2 1 _B A falling edge on T4EUD clears timer T2
CLRT3EN	11	rw	Clear Timer T3 Enable Enables the automatic clearing of timer T3 upon a falling edge of the selected T4IN input. O _B No effect of T4IN on timer T3 1 _B A falling edge on T4IN clears timer T3
T4IRDIS	12	rw	Timer T4 Interrupt Disable 0 _B Interrupt generation for T4CHDIR and T4EDGE interrupts in Incremental Interface Mode is enabled 1 _B Interrupt generation for T4CHDIR and T4EDGE interrupts in Incremental Interface Mode is disabled
T4EDGE	13	rwh	Timer T4 Edge Detection The bit is set each time a count edge is detected. T4EDGE has to be cleared by software. 0 _B No count edge was detected 1 _B A count edge was detected



Field	Bits	Туре	Description
T4CHDIR	14	rwh	Timer T4 Count Direction Change The bit is set each time the count direction of timer T4 changes. T4CHDIR must be cleared by software. 0 _B No change in count direction was detected 1 _B A change in count direction was detected
T4RDIR	15	rh	Timer T4 Rotation Direction 0 _B Timer T4 counts up 1 _B Timer T4 counts down

¹⁾ See **Table 104** for encoding of bits T4UD and T4UDE.



Encoding of GPT1 Timer Count Direction Control

Table 94 GPT1 Timer Count Direction Control

Pin TxEUD	Bit TxUDE	Bit TxUD	Count Direction	Bit TxRDIR
X	0	0	Count Up	0
X	0	1	Count Down	1
0	1	0	Count Up	0
1	1	0	Count Down	1
0	1	1	Count Down	1
1	1	1	Count Up	0

Timer Mode and Gated Timer Mode: Encoding of GPT1 Overall Prescaler Factor

Table 95 GPT1 Overall Prescaler Factors for Internal Count Clock (Timer Mode and Gated Timer Mode)

Individual Prescaler	er Common Prescaler for Module Clock ¹⁾								
for Tx	BPS1 = 01 _B	BPS1 = 00 _B	BPS1 = 11 _B	BPS1 = 10 _B					
TxI = 000 _B	4	8	16	32					
TxI = 001 _B	8	16	32	64					
TxI = 010 _B	16	32	64	128					
TxI = 011 _B	32	64	128	256					
TxI = 100 _B	64	128	256	512					
TxI = 101 _B	128	256	512	1024					
TxI = 110 _B	256	512	1024	2048					
TxI = 111 _B	512	1024	2048	4096					

¹⁾ Please note the non-linear encoding of bitfield BPS1.



Counter Mode: Encoding of GPT1 Input Edge Selection

Table 96 GPT1 Core Timer T3 Input Edge Selection (Counter Mode)

T3I	Triggering Edge for Counter Increment/Decrement				
000 _B	None. Counter T3 is disabled				
001 _B	Positive transition (rising edge) on T3IN				
010 _B	Negative transition (falling edge) on T3IN				
011 _B	Any transition (rising or falling edge) on T3IN				
1XX _B	Reserved. Do not use this combination				

Table 97 GPT1 Auxiliary Timers T2/T4 Input Edge Selection (Capture Mode)

T2I/T4I	Triggering Edge for Counter Increment/Decrement
000 _B	None. Counter Tx is disabled
001 _B	Positive transition (rising edge) on TxIN
010 _B	Negative transition (falling edge) on TxIN
011 _B	Any transition (rising or falling edge) on TxIN
1XX _B	Reserved. Do not use this combination

Table 98 GPT1 Auxiliary Timers T2/T4 Input Edge Selection (Counter Mode, Reload Mode)

T2I/T4I	Triggering Edge for Counter Increment/Decrement
X00 _B	None. Counter Tx is disabled
001 _B	Positive transition (rising edge) on TxIN
010 _B	Negative transition (falling edge) on TxIN
011 _B	Any transition (rising or falling edge) on TxIN
101 _B	Positive transition (rising edge) of T3 toggle latch T3OTL
110 _B	Negative transition (falling edge) of T3 toggle latch T3OTL
111 _B	Any transition (rising or falling edge) of T3 toggle latch T3OTL



Incremental Interface Mode: Encoding of Input Edge Selection

Table 99 GPT1 Core Timer T3 Input Edge Selection (Incremental Interface Mode)

	(
T3I	Triggering Edge for Counter Increment/Decrement
000 _B	None. Counter T3 stops.
001 _B	Any transition (rising or falling edge) on T3IN.
010 _B	Any transition (rising or falling edge) on T3EUD.
011 _B	Any transition (rising or falling edge) on any T3 input (T3IN or T3EUD).
1XX _B	Reserved. Do not use this combination.

16.3.7.3 **GPT1 Timer Interrupt Control Registers**

The Interrupt Control and Status register are located in the SCU.GPT12IEN and SCU.GPT12IRC.



16.4 Timer Block GPT2

From a programmer's point of view, the GPT2 block is represented by a set of SFRs as summarized below. Those portions of port and direction registers which are used for alternate functions by the GPT2 block are shaded.




Figure 101 SFRs Associated with Timer Block GPT2

Both timers of block GPT2 (T5, T6) can run in one of 3 basic modes: Timer Mode, Gated Timer Mode, or Counter Mode. All timers can count up or down. Each timer of GPT2 is controlled by a separate control register TxCON.

Each timer has an input pin TxIN (alternate pin function) associated with it, which serves as the gate control in Gated Timer Mode, or as the count input in Counter Mode. The count direction (up/down) may be programmed via software or may be dynamically altered by a signal at the External Up/Down control input TxEUD (alternate pin function). An overflow/underflow of core timer T6 is indicated by the Output Toggle Latch T6OTL, whose state may be output on the associated pin T6OUT (alternate pin function). The auxiliary timer T5 may additionally be concatenated with core timer T6 (through T6OTL).

The Capture/Reload register CAPREL can be used to capture the contents of timer T5, or to reload timer T6. A special mode facilitates the use of register CAPREL for both functions at the same time. This mode allows frequency multiplication. The capture function is triggered by the input pin CAPIN, or by GPT1 timer's T3 input lines T3IN and T3EUD. The reload function is triggered by an overflow or underflow of timer T6. Overflows/underflows of timer T6 may also clock the timers of the CAPCOM units.

The current contents of each timer can be read or modified by the CPU by accessing the corresponding timer count registers T5 or T6, located in the SFR space (see **Section 16.4.8.1**). When any of the timer registers is written to by the CPU in the state immediately preceding a timer increment, decrement, reload, or capture operation, the CPU write operation has priority in order to guarantee correct results.

The interrupts of GPT2 are controlled through the SCU. GPT12IEN and SCU. GPT12IRC. These registers are not part of the GPT2 block.

The input and output lines of GPT2 are connected to pins. The control registers for the port functions are located in the respective port modules.

Note: The timing requirements for external input signals can be found in Section 16.4.6, Section 16.7.1 summarizes the module interface signals, including pins.



16.4.1 GPT2 Core Timer T6 Control

The current contents of the core timer T6 are reflected by its count register T6. This register can also be written to by the CPU, for example, to set the initial start value.

The core timer T6 is configured and controlled via its control register T6CON.

Timer T6 Run Control

The core timer T6 can be started or stopped by software through bit T6R (timer T6 run bit). This bit is relevant in all operating modes of T6. Setting bit T6R will start the timer, clearing bit T6R stops the timer.

In Gated Timer Mode, the timer will only run if T6R = 1 and the gate is active (high or low, as programmed).

Note: When bit T5RC in timer control register T5CON is set, bit T6R will also control (start and stop) the Auxiliary Timer T5.

Count Direction Control

The count direction of the GPT2 timers (core timer and auxiliary timer) can be controlled either by software or by the external input pin TxEUD (Timer Tx External Up/Down Control Input). These options are selected by bits TxUD and TxUDE in the respective control register TxCON. When the up/down control is provided by software (bit TxUDE = 0), the count direction can be altered by setting or clearing bit TxUD. When bit TxUDE = 1, pin TxEUD is selected to be the controlling source of the count direction. However, bit TxUD can still be used to reverse the actual count direction, as shown in **Table 104**. The count direction can be changed regardless of whether or not the timer is running.

Note: When pin TxEUD is used as external count direction control input, it must be configured as input.

User's Manual 441 Rev. 1.3, 2017-06-27



Timer T6 Output Toggle Latch

The overflow/underflow signal of timer T6 is connected to a block named 'Toggle Latch', shown in the Timer Mode diagrams. Figure 102 illustrates the details of this block. An overflow or underflow of T6 will clock two latches: The first latch represents bit T6OTL in control register T6CON. The second latch is an internal latch toggled by T6OTL's output. Both latch outputs are connected to the input control block of the auxiliary timer T5. The output level of the shadow latch will match the output level of T6OTL, but is delayed by one clock cycle. When the T6OTL value changes, this will result in a temporarily different output level from T6OTL and the shadow latch, which can trigger the selected count event in T5.

When software writes to T6OTL, both latches are set or cleared simultaneously. In this case, both signals to the auxiliary timers carry the same level and no edge will be detected. Bit T6OE (overflow/underflow output enable) in register T6CON enables the state of T6OTL to be monitored via an external pin T6OUT. When T6OTL is linked to an external port pin (must be configured as output), T6OUT can be used to control external HW. If T6OE = 1, pin T6OUT outputs the state of T6OTL. If T6OE = 0, pin T6OUT outputs a high level (while it selects the timer output signal).

As can be seen from **Figure 102**, when latch T6OTL is modified by software to determine the state of the output line, also the internal shadow latch is set or cleared accordingly. Therefore, no trigger condition is detected by T5 in this case.




Figure 102 Block Diagram of the Toggle Latch Logic of Core Timer T6 (x = 6)

Note: T6 is also used to clock the timers in the CAPCOM units. For this purpose, there is a direct internal connection between the T6 overflow/underflow line and the CAPCOM timers (signal T6OUF).



16.4.2 GPT2 Core Timer T6 Operating Modes

Timer T6 can operate in one of several modes.

Timer T6 in Timer Mode

Timer mode for the core timer T6 is selected by setting bitfield T6M in register T6CON to 000_B . In this mode, T6 is clocked with the module's input clock $f_{\rm GPT}$ divided by two programmable prescalers controlled by bitfields BPS2 and T6I in register T6CON. Please see **Section 16.4.6** for details on the input clock options.




Figure 103 Block Diagram of Core Timer T6 in Timer Mode



Timer T6 in Gated Timer Mode

Gated Timer Mode for the core timer T6 is selected by setting bitfield T6M in register T6CON to 010_B or 011_B . Bit T6M.0 (T6CON.3) selects the active level of the gate input. The same options for the input frequency are available in Gated Timer Mode as in Timer Mode (see **Section 16.4.6**). However, the input clock to the timer in this mode is gated by the external input pin T6IN (Timer T6 External Input).

To enable this operation, the associated pin T6IN must be configured as input.




Figure 104 Block Diagram of Core Timer T6 in Gated Timer Mode

If T6M = 010_B , the timer is enabled when T6IN shows a low level. A high level at this line stops the timer. If T6M = 011_B , line T6IN must have a high level in order to enable the timer. Additionally, the timer can be turned on or off by software using bit T6R. The timer will only run if T6R is 1 and the gate is active. It will stop if either T6R is 0 or the gate is inactive.

Note: A transition of the gate signal at pin T6IN does not cause an interrupt request.



Timer T6 in Counter Mode

Counter Mode for the core timer T6 is selected by setting bitfield T6M in register T6CON to 001_B. In Counter Mode, timer T6 is clocked by a transition at the external input pin T6IN. The event causing an increment or decrement of the timer can be a positive, a negative, or both a positive and a negative transition at this line. Bitfield T6I in control register T6CON selects the triggering transition (see **Table 106**).




Figure 105 Block Diagram of Core Timer T6 in Counter Mode

For Counter Mode operation, pin T6IN must be configured as input. The maximum input frequency allowed in Counter Mode depends on the selected prescaler value. To ensure that a transition of the count input signal applied to T6IN is recognized correctly, its level must be held high or low for a minimum number of module clock cycles before it changes. This information can be found in **Section 16.4.6**.



16.4.3 GPT2 Auxiliary Timer T5 Control

Auxiliary timer T5 can be configured for Timer Mode, Gated Timer Mode, or Counter Mode with the same options for the timer frequencies and the count signal as the core timer T6. In addition to these 3 counting modes, the auxiliary timer can be concatenated with the core timer. The contents of T5 may be captured to register CAPREL upon an external or an internal trigger. The start/stop function of the auxiliary timers can be remotely controlled by the T6 run control bit. Several timers may thus be controlled synchronously.

The current contents of the auxiliary timer are reflected by its count register T5. This register can also be written to by the CPU, for example, to set the initial start value.

The individual configurations for timer T5 are determined by its control register T5CON. Some bits in this register also control the function of the CAPREL register. Note that functions which are present in all timers of block GPT2 are controlled in the same bit positions and in the same manner in each of the specific control registers.

Note: The auxiliary timer has no output toggle latch and no alternate output function.

Timer T5 Run Control

The auxiliary timer T5 can be started or stopped by software in two different ways:

- Through the associated timer run bit (T5R). In this case it is required that the respective control bit T5RC = 0.
- Through the core timer's run bit (T6R). In this case the respective remote control bit must be set (T5RC = 1).

The selected run bit is relevant in all operating modes of T5. Setting the bit will start the timer, clearing the bit stops the timer.

In Gated Timer Mode, the timer will only run if the selected run bit is set and the gate is active (high or low, as programmed).

Note: If remote control is selected T6R will start/stop timer T6 and the auxiliary timer T5 synchronously.



16.4.4 GPT2 Auxiliary Timer T5 Operating Modes

The operation of the auxiliary timer in the basic operating modes is almost identical with the core timer's operation, with very few exceptions. Additionally, some combined operating modes can be selected.

Timer T5 in Timer Mode

Timer Mode for the auxiliary timer T5 is selected by setting its bitfield T5M in register T5CON to 000_R.




Figure 106 Block Diagram of Auxiliary Timer T5 in Timer Mode



Timer T5 in Gated Timer Mode

Gated Timer Mode for the auxiliary timer T5 is selected by setting bitfield T5M in register T5CON to 010_B or 011_B . Bit T5M.0 (T5CON.3) selects the active level of the gate input.

Note: A transition of the gate signal at line T5IN does not cause an interrupt request.




Figure 107 Block Diagram of Auxiliary Timer T5 in Gated Timer Mode

Note: There is no output toggle latch for T5.

Start/stop of the auxiliary timer can be controlled locally or remotely.



Timer T5 in Counter Mode

Counter Mode for auxiliary timer T5 is selected by setting bitfield T5M in register T5CON to 001_B. In Counter Mode, the auxiliary timer can be clocked either by a transition at its external input line T5IN, or by a transition of timer T6's toggle latch T6OTL. The event causing an increment or decrement of a timer can be a positive, a negative, or both a positive and a negative transition at either the respective input pin or at the toggle latch. Bitfield T5I in control register T5CON selects the triggering transition (see **Table 107**).




Figure 108 Block Diagram of Auxiliary Timer T5 in Counter Mode

Note: Only state transitions of T6OTL which are caused by the overflows/underflows of T6 will trigger the counter function of T5. Modifications of T6OTL via software will NOT trigger the counter function of T5.

For counter operation, pin T5IN must be configured as input. The maximum input frequency allowed in Counter Mode depends on the selected prescaler value. To ensure that a transition of the count input signal applied to T5IN is recognized correctly, its level must be held high or low for a minimum number of module clock cycles before it changes. This information can be found in **Section 16.4.6**.



Timer Concatenation

Using the toggle bit T6OTL as a clock source for the auxiliary timer in Counter Mode concatenates the core timer T6 with the auxiliary timer T5. This concatenation forms either a 32-bit or a 33-bit timer/counter, depending on which transition of T6OTL is selected to clock the auxiliary timer.

- **32-bit Timer/Counter:** If both a positive and a negative transition of T6OTL are used to clock the auxiliary timer, this timer is clocked on every overflow/underflow of the core timer T6. Thus, the two timers form a 32-bit timer.
- 33-bit Timer/Counter: If either a positive or a negative transition of T6OTL is selected to clock the auxiliary timer, this timer is clocked on every second overflow/underflow of the core timer T6. This configuration forms a 33-bit timer (16-bit core timer + T6OTL + 16-bit auxiliary timer).
 - As long as bit T6OTL is not modified by software, it represents the state of the internal toggle latch, and can be regarded as part of the 33-bit timer.

The count directions of the two concatenated timers are not required to be the same. This offers a wide variety of different configurations.

T6, which represents the low-order part of the concatenated timer, can operate in Timer Mode, Gated Timer Mode or Counter Mode in this case.




Figure 109 Concatenation of Core Timer T6 and Auxiliary Timer T5



16.4.5 GPT2 Register CAPREL Operating Modes

The Capture/Reload register CAPREL can be used to capture the contents of timer T5, or to reload timer T6. A special mode facilitates the use of register CAPREL for both functions at the same time. This mode allows frequency multiplication. The capture function is triggered by CAPIN, by T3IN and T3EUD, or by read GPT1 timers. The reload function is triggered by an overflow or underflow of timer T6.

In addition to the capture function, the capture trigger signal can also be used to clear the contents of timers T5 and T6 individually.

The functions of register CAPREL are controlled via several bit(field)s in the timer control registers T5CON and T6CON.

Capture/Reload Register CAPREL in Capture Mode

Capture mode for register CAPREL is selected by setting bit T5SC in control register T5CON (set bitfield CI in register T5CON to a non-zero value to select a trigger signal). In capture mode, the contents of the auxiliary timer T5 are latched into register CAPREL in response to a signal transition at the selected external input pin(s). Bit CT3 selects the external input line CAPIN or the input lines T3IN and/or T3EUD of GPT1 timer T3 as the source for a capture trigger. Either a positive, a negative, or both a positive and a negative transition at line CAPIN can be selected to trigger the capture function, or transitions on input T3IN or input T3EUD or both inputs, T3IN and T3EUD. The active edge is controlled by bitfield CI in register T5CON. Table 100 summarizes these options.

Table 100 CAPREL Register Input Edge Selection

СТЗ	CI	Triggering Signal/Edge for Capture Mode
X	00 _B	None. Capture Mode is disabled.
0	01 _B	Positive transition (rising edge) on CAPIN. ¹⁾
0	10 _B	Negative transition (falling edge) on CAPIN.
0	11 _B	Any transition (rising or falling edge) on CAPIN.
1	01 _B	Any transition (rising or falling edge) on T3IN.
1	10 _B	Any transition (rising or falling edge) on T3EUD.
1	11 _B	Any transition (rising or falling edge) on T3IN or T3EUD.

¹⁾ Rising edge must be selected if capturing is triggered by the internal GPT1 read signals (see register PISEL and "Combined Capture Modes" on Page 455).

User's Manual 451 Rev. 1.3, 2017-06-27






Figure 110 Capture/Reload Register CAPREL in Capture Mode

When a selected trigger is detected, the contents of the auxiliary timer T5 are latched into register CAPREL and the interrupt request line CRIRQ is activated. The same event can optionally clear timer T5 and/or timer T6. This option is enabled by bit T5CLR in register T5CON and bit T6CLR in register T6CON, respectively. If TxCLR = 0 the contents of timer Tx is not affected by a capture. If TxCLR = 1 timer Tx is cleared after the current timer T5 value has been latched into register CAPREL.

Note: Bit T5SC only controls whether or not a capture is performed. If T5SC is cleared the external input pin(s) can still be used to clear timer T5 and/or T6, or as external interrupt input(s). This interrupt is controlled by the CAPREL interrupt control register SCU. GPT12IEN and SCU. GPT12IRC

When capture triggers T3IN or T3EUD are enabled (CT3 = 1), register CAPREL captures the contents of T5 upon transitions of the selected input(s). These values can be used to measure T3's input signals. This is useful, for example, when T3 operates in Incremental Interface Mode, in order to derive dynamic information (speed, acceleration) from the input signals.

For capture mode operation, the selected pins CAPIN, T3IN, or T3EUD must be configured as input. To ensure that a transition of a trigger input signal applied to one of these inputs is recognized correctly, its level must be held high or low for a minimum number of module clock cycles, detailed in **Section 16.4.6**.



Capture/Reload Register CAPREL in Reload Mode

Reload mode for register CAPREL is selected by setting bit T6SR in control register T6CON. In reload mode, the core timer T6 is reloaded with the contents of register CAPREL, triggered by an overflow or underflow of T6. This will not activate the interrupt request line CRIRQ associated with the CAPREL register. However, interrupt request line T6IRQ will be activated, indicating the overflow/underflow of T6.




Figure 111 Capture/Reload Register CAPREL in Reload Mode



Capture/Reload Register CAPREL in Capture-And-Reload Mode

Since the reload function and the capture function of register CAPREL can be enabled individually by bits T5SC and T6SR, the two functions can be enabled simultaneously by setting both bits. This feature can be used to generate an output frequency that is a multiple of the input frequency.




Figure 112 Capture/Reload Register CAPREL in Capture-And-Reload Mode

This combined mode can be used to detect consecutive external events which may occur aperiodically, but where a finer resolution, that means, more 'ticks' within the time between two external events is required.

For this purpose, the time between the external events is measured using timer T5 and the CAPREL register. Timer T5 runs in Timer Mode counting up with a frequency of e.g. $f_{\rm GPT}/32$. The external events are applied to pin CAPIN. When an external event occurs, the contents of timer T5 are latched into register CAPREL and timer T5 is cleared (T5CLR = 1). Thus, register always contains the correct time between two events, measured in timer T5 increments. Timer T6, which runs in Timer Mode counting down with a frequency of e.g. $f_{\rm GPT}/4$, uses the value in register CAPREL to perform a reload on underflow. This means, the value in register CAPREL represents the time between two underflows of timer T6, now measured in timer T6 increments. Since (in this example) timer T6 runs 8 times faster than timer T5, it will underflow 8 times within the time between two external events. Thus, the underflow signal of timer T6 generates 8 'ticks'. Upon each underflow, the interrupt request line T6IRQ will be activated and bit T6OTL will be toggled. The state of T6OTL may be output on pin T6OUT. This signal has 8 times more transitions than the signal which is applied to pin CAPIN.



Note: The underflow signal of Timer T6 can furthermore be used to clock one or more of the timers of the CAPCOM units, which gives the user the possibility to set compare events based on a finer resolution than that of the external events. This connection is accomplished via signal T6OUF.

Capture Correction

A certain deviation of the output frequency is generated by the fact that timer T5 will count actual time units (e.g. T5 running at 1 MHz will count up to the value $64_{H}/100_{D}$ for a 10 kHz input signal), while T6OTL will only toggle upon an underflow of T6 (i.e. the transition from 0000_{H} to FFFF_H). In the above mentioned example, T6 would count down from 64_{H} , so the underflow would occur after 101 timing ticks of T6. The actual output frequency then is 79.2 kHz, instead of the expected 80 kHz.

This deviation can be compensated for by using T6 overflows. In this case, T5 counts down and T6 counts up. Upon a signal transition on pin CAPIN, the count value in T5 is captured into CAPREL and T5 is cleared to $0000_{\rm H}$. In its next clock cycle, T5 underflows to FFFF_H, and continues to count down with the following clocks. T6 is reloaded from CAPREL upon an overflow, and continues to count up with its following clock cycles (8 times faster in the above example). In this case, T5 and T6 count the same number of steps with their respective internal count frequency.

In the above example, T5 running at 1 MHz will count down to the value $FF9C_H/-100_D$ for a 10 kHz input signal applied at CAPIN, while T6 counts up from $FF9C_H$ through $FFFF_H$ to 0000_H . So the overflow occurs after 100 timing ticks of T6, and the actual output frequency at T6OUT then is the expected 80 kHz.

However, in this case CAPREL does not directly contain the time between two CAPIN events, but rather its 2's complement. Software will have to convert this value, if it is required for the operation.

Combined Capture Modes

For incremental interface applications in particular, several timer features can be combined to obtain dynamic information such as speed, acceleration, or deceleration. The current position itself can be obtained directly from the timer register (T2, T3, T4).

The time information to determine the dynamic parameters is generated by capturing the contents of the freerunning timer T5 into register CAPREL. Two trigger sources for this event can be selected:

- Capture trigger on sensor signal transitions
- · Capture trigger on position read operations

Capturing on sensor signal transitions is available for timer T3 inputs. This mode is selected by setting bit CT3 and selecting the intended signal(s) via bitfield CI in register T5CON. CAPREL then indicates the time between two selected transitions (measured in T5 counts).

Capturing on position read operations is available for timers T2, T3, and T4. This mode is selected by clearing bit CT3 and selecting the rising edge via bitfield CI in register T5CON. Bitfield ISCAPIN in register PISEL then selects either a read access from T3 or a read access from any of T2 or T3 or T4. CAPREL then indicates the time between two read accesses.

These operating modes directly support the measurement of position and rotational speed. Acceleration and deceleration can then be determined by evaluating subsequent speed measurements.



16.4.6 GPT2 Clock Signal Control

All actions within the timer block GPT2 are triggered by transitions of its basic clock. This basic clock is derived from the module clock $f_{\rm GPT}$ by a basic block prescaler, controlled by bitfield BPS2 in register T6CON (see **Figure 83**). The count clock can be generated in two different ways:

- Internal count clock, derived from GPT2's basic clock via a programmable prescaler, is used for (gated)
 Timer Mode.
- External count clock, derived from the timer's input pin(s), is used for Counter Mode.

For both ways, the basic clock determines the maximum count frequency and the timer's resolution:

Table 101 Basic Clock Selection for Block GPT2

Block Prescaler ¹⁾	BPS2 = 01 _B	$BPS2 = 00_{B}^{2)}$	BPS2 = 11 _B	BPS2 = 10 _B
Prescaling Factor for GPT2: F(BPS2)	F(BPS2) = 2	F(BPS2) = 4	F(BPS2) = 8	F(BPS2) = 16
Maximum External Count Frequency	f_{GPT} /4	$f_{ m GPT}/8$	$f_{\rm GPT}/16$	$f_{\rm GPT}/32$
Input Signal Stable Time	$2 \times t_{GPT}$	$4 \times t_{GPT}$	$8 \times t_{GPT}$	$16 \times t_{GPT}$

- 1) Please note the non-linear encoding of bitfield BPS2.
- 2) Default after reset.

Note: When initializing the GPT2 block, and the block prescaler BPS2 in T6CON needs to be set to a value different from its reset value (00_B), it must be initialized first before any mode involving external trigger signals is configured. These modes include counter, capture, and reload mode. Otherwise, unintended count/capture/reload events may occur.

In this case (e.g. when changing BPS2 during operation of the GPT2 block), disable related interrupts before modification of BPS2, and afterwards clear the corresponding service request flags and re-initialize those registers (T5, T6, CAPREL) that might be affected by a count/capture/reload event.

Internal Count Clock Generation

In Timer Mode and Gated Timer Mode, the count clock for each GPT2 timer is derived from the GPT2 basic clock by a programmable prescaler, controlled by bitfield Txl in the respective timer's control register TxCON.

The count frequency f_{Tx} for a timer Tx and its resolution r_{Tx} are scaled linearly with lower clock frequencies, as can be seen from the following formula:

$$f_{\mathsf{Tx}} = \frac{f_{\mathsf{GPT}}}{\mathsf{F}(\mathsf{BPS2}) \times 2^{\mathsf{TxI}}} \qquad r_{\mathsf{Tx}}[\mu \mathsf{s}] = \frac{\mathsf{F}(\mathsf{BPS2}) \times 2^{\mathsf{TxI}}}{f_{\mathsf{GPT}}[\mathsf{MHz}]} \tag{7}$$

The effective count frequency depends on the common module clock prescaler factor F(BPS2) as well as on the individual input prescaler factor 2^{<Txl>}. **Table 105** summarizes the resulting overall divider factors for a GPT2 timer that result from these cascaded prescalers.

Table 102 lists GPT2 timer's parameters (such as count frequency, resolution, and period) resulting from the selected overall prescaler factor and the module $\operatorname{clock} f_{\mathsf{GPT}}$. Note that some numbers may be rounded.



Table 102 GPT2 Timer Parameters

Sy	stem Clock = 10	MHz	Overall	Sy	stem Clock = 40	MHz
Frequency	Resolution	Period	Period Divider Factor		Resolution	Period
5.0 MHz	200 ns	13.11 ms	2	20.0 MHz	50 ns	3.28 ms
2.5 MHz	400 ns	26.21 ms	4	10.0 MHz	100 ns	6.55 ms
1.25 MHz	800 ns	52.43 ms	8	5.0 MHz	200 ns	13.11 ms
625.0 kHz	1.6 μs	104.9 ms	16	2.5 MHz	400 ns	26.21 ms
312.5 kHz	3.2 μs	209.7 ms	32	1.25 MHz	800 ns	52.43 ms
156.25 kHz	6.4 μs	419.4 ms	64	625.0 kHz	1.6 μs	104.9 ms
78.125 kHz	12.8 μs	838.9 ms	128	312.5 kHz	3.2 μs	209.7 ms
39.06 kHz	25.6 μs	1.678 s	256	156.25 kHz	6.4 μs	419.4 ms
19.53 kHz	51.2 μs	3.355 s	512	78.125 kHz	12.8 μs	838.9 ms
9.77 kHz	102.4 μs	6.711 s	1024	39.06 kHz	25.6 μs	1.678 s
4.88 kHz	204.8 μs	13.42 s	2048	19.53 kHz	51.2 μs	3.355 s

External Count Clock Input

The external input signals of the GPT2 block are sampled with the GPT2 basic clock (see **Figure 83**). To ensure that a signal is recognized correctly, its current level (high or low) must be held active for at least one complete sampling period, before changing. A signal transition is recognized if two subsequent samples of the input signal represent different levels. Therefore, a minimum of two basic clock periods are required for the sampling of an external input signal. Thus, the maximum frequency of an input signal must not be higher than half the basic clock. **Table 103** summarizes the resulting requirements for external GPT2 input signals.

Table 103 GPT2 External Input Signal Limits

	Basic Clock 10 MHz	Input Frequ. Factor	GPT2 Divider	Input Phase Duration	GPT2 Basic Clock = 40 MHz			
Max. Input Frequency	Min. Level Hold Time		BPS2		Max. Input Frequency	Min. Level Hold Time		
2.5 MHz	200 ns	$f_{GPT}/4$	01 _B	$2 \times t_{\text{GPT}}$	10.0 MHz	50 ns		
1.25 MHz	400 ns	$f_{GPT}/8$	00 _B	$4 \times t_{GPT}$	5.0 MHz	100 ns		
625.0 kHz	800 ns	$f_{\rm GPT}/16$	11 _B	$8 \times t_{GPT}$	2.5 MHz	200 ns		
312.5 kHz 1.6 μs		$f_{GPT}/32$	10 _B	$16 \times t_{\mathrm{GPT}}$	1.25 MHz	400 ns		

These limitations are valid for all external input signals to GPT2, including the external count signals in Counter Mode and the gate input signals in Gated Timer Mode.



16.4.7 Interrupt Control for GPT2 Timers and CAPREL

When a timer overflows from FFF_H to 0000_H (when counting up), or when it underflows from 0000_H to FFF_H (when counting down), its interrupt request flag in register $GPT2_T5$ or $GPT2_T6I$ will be set. This will cause an interrupt to the respective timer interrupt vector, if the respective interrupt enable bit is set.

Whenever a transition according to the selection in bit field CI is detected at pin CAPIN, interrupt request flag in register GPT12_CR is set. Setting any request flag will cause an interrupt to the respective timer or CAPREL interrupt vector, if the respective interrupt enable bit is set.

There is an interrupt control register for each of the two timers (T5, T6) and for the CAPREL register. All interrupt control registers have the same structure described in section Interrupt Control.



16.4.8 GPT2 Registers

16.4.8.1 GPT2 Timer Registers

T5

Timer	5 Coui	nt Regi	ster			(2C _H)							Reset Value: 00			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
т5																
rwh																

Field	Bits	Тур	Description
T5	[15:0]	rwh	Timer T5 Current Value
			Contains the current value of the timer T5

T6

Timer	T6 Cou	unt Reç	gister			(30 _H)						Reset Value: 00				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1	1	1	1	1	ı	T	6	1	ı	1	1	1	ı		
							rw	/h								

Field	Bits	Тур	Description
T6	[15:0]	rwh	Timer T6 Current Value
			Contains the current value of the timer T6

CAPREL

Captui	re/Relo	ad Reg	gister			(1C _H)						Reset Value: 0000			
15 14 13 12 11 10 9 8 7 6 5 4												3	2	1	0
	1		1		1		1	REL	1	I			1	1	
							rv	vh							

Field	Bits	Тур	Description
CAPREL	[15:0]	rwh	Current reload value or Captured value
			Contains the current value of the CAPREL register



16.4.8.2 GPT2 Timer Control Registers

GPT2 Core Timer T6 Control Register

T6CON

Timer	T6 Cor	ntrol Re	egister				(18	В _н)				Reset Value: 00			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
T6 SR	T6 CLR	Res	ВР	S2	T6 OTL	T6 OE	T6 UDE	T6 UD	T6R		Т6М		1		
rw	rw	r	rw		rw rwh rw rw rw rw									rw	

Field	Bits	Туре	Description			
T6I	[2:0]	rw	Timer T6 Input Parameter Selection Depends on the operating mode, see respective sections for encoding: Table 105 for Timer Mode and Gated Timer Mode Table 106 for Counter Mode			
T6M	[5:3]	rw	Timer T6 Mode Control (Basic Operating Mode) 000 _B Timer Mode 001 _B Counter Mode 010 _B Gated Timer Mode with gate active low 011 _B Gated Timer Mode with gate active high 100 _B Reserved. Do not use this combination. 101 _B Reserved. Do not use this combination. 110 _B Reserved. Do not use this combination.			
T6R	6	rw	Timer T6 Run Bit 0 _B Timer T6 stops 1 _B Timer T6 runs			
T6UD	7	rw	Timer T6 Up/Down Control ¹⁾ 0 _B Timer T6 counts up 1 _B Timer T6 counts down Note: This bit only controls count direction of T6 if bit T6UDE = 0.			
T6UDE	8	rw	Timer T6 External Up/Down Enable ¹⁾ 0 _B Count direction is controlled by bit T6UD; input T6EUD is disconnected 1 _B Count direction is controlled by input T6EUD			
T6OE	9	rw	Overflow/Underflow Output Enable 0 _B Alternate Output Function Disabled 1 _B State of timer T6 toggle latch is output on pin T6OUT			
T6OTL	10	rwh	Timer T6 Overflow Toggle Latch Toggles on each overflow/underflow of timer T6. Can be set or reset by software (see separate description)			



Field	Bits	Type	Description
BPS2	[12:11]	rw	GPT2 Block Prescaler Control
			Selects the basic clock for block GPT2
			(see also Section 16.4.6)
			$00_{\rm B} \ f_{\rm GPT}/4$
			$01_{B} f_{GPT}/2$
			$10_{\rm B} \ f_{\rm GPT}/16$
			$11_{\rm B} f_{\rm GPT}/8$
Res	13	r	Reserved
			Read as 0; should be written with 0.
T6CLR	14	rw	Timer T6 Clear Enable Bit
			0 _B Timer T6 is not cleared on a capture event
			1 _B Timer T6 is cleared on a capture event
T6SR	15	rw	Timer T6 Reload Mode Enable
			0 _B Reload from register CAPREL disabled
			1 _B Reload from register CAPREL enabled

¹⁾ See Table 104 for encoding of bits T6UD and T6UDE.



GPT2 Auxiliary Timer T5 Control Registers

T5CON

Ti	mer	5 Cont	rol Reg	gister			(14 _H)						Reset Value: 0000			0000_{H}
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	T5 SC	T5 CLR	C	i I	Res	СТЗ	T5 RC	T5 UDE	T5 UD	T5R	Res	Tŧ	5 M		T5I	
	rw	rw	r	W	r	rw	rw	rw	rw	rw	r	r	W		rw	

Field	Bits	Type	Description
T5I	[2:0]	rw	Timer T5 Input Parameter Selection Depends on the operating mode, see respective sections for encoding: Table 105 for Timer Mode and Gated Timer Mode Table 107 for Counter Mode
T5M	[4:3]	rw	Timer T5 Mode Control (Basic Operating Mode) 00 _B Timer Mode 01 _B Counter Mode 10 _B Gated Timer Mode with gate active low 11 _B Gated Timer Mode with gate active high
Res	5	r	Reserved Read as 0; should be written with 0.
T5R	6	rw	Timer T5 Run Bit 0 _B Timer T5 stops 1 _B Timer T5 runs Note: This bit only controls timer T5 if bit T5RC = 0.
T5UD	7	rw	Timer T5 Up/Down Control ¹⁾ 0 _B Timer T5 counts up 1 _B Timer T5 counts down Note: This bit only controls count direction of T5 if bit T35DE = 0.
T5UDE	8	rw	Timer T5 External Up/Down Enable ¹⁾ 0 _B Count direction is controlled by bit T5UD; input T5EUD is disconnected 1 _B Count direction is controlled by input T5EUD
T5RC	9	rw	Timer T5 Remote Control 0 _B Timer T5 is controlled by its own run bit T5R 1 _B Timer T5 is controlled by the run bit T6R of core timer T6, not by bit T5R
СТЗ	10	rw	Timer T3 Capture Trigger Enable 0 _B Capture trigger from input line CAPIN 1 _B Capture trigger from T3 input lines T3IN and/or T3EUD
Res	11	r	Reserved Read as 0; should be written with 0.



Field	Bits	Type	Description			
CI	[13:12]	rw	 Register CAPREL Capture Trigger Selection²⁾ 00_B Capture disabled 01_B Positive transition (rising edge) on CAPIN³⁾ or any transition on T3IN 10_B Negative transition (falling edge) on CAPIN or any transition on T3EUD 11_B Any transition (rising or falling edge) on CAPIN or any transition on T3IN or T3EUD 			
T5CLR	14	rw	Timer T5 Clear Enable Bit 0 _B Timer T5 is not cleared on a capture event 1 _B Timer T5 is cleared on a capture event			
T5SC	15	rw	Timer T5 Capture Mode Enable 0 _B Capture into register CAPREL disabled 1 _B Capture into register CAPREL enabled			

¹⁾ See Table 104 for encoding of bits T5UD and T5UDE.

²⁾ To define the respective trigger source signal, also bit CT3 must be regarded (see **Table 100**).

³⁾ Rising edge must be selected if capturing is triggered by the internal GPT1 read signals (see register PISEL and "Combined Capture Modes" on Page 455).



Encoding of Timer Count Direction Control

Table 104 GPT2 Timer Count Direction Control

Pin TxEUD	Bit TxUDE	Bit TxUD	Count Direction			
X	0	0	Count Up			
X	0	1	Count Down			
0	1	0	0 Count Up			
1	1	0	Count Down			
0	1	1	Count Down			
1	1	1	Count Up			

Timer Mode and Gated Timer Mode: Encoding of Overall Prescaler Factor

Table 105 GPT2 Overall Prescaler Factors for Internal Count Clock (Timer Mode and Gated Timer Mode)

Individual Prescaler	r Common Prescaler for Module Clock ¹⁾										
for Tx	BPS2 = 01 _B	BPS2 = 00 _B	BPS2 = 11 _B	BPS2 = 10 _B							
TxI = 000 _B	2	4	8	16							
TxI = 001 _B	4	8	16	32							
TxI = 010 _B	8	16	32	64							
TxI = 011 _B	16	32	64	128							
TxI = 100 _B	32	64	128	256							
TxI = 101 _B	64	128	256	512							
TxI = 110 _B	128	256	512	1024							
TxI = 111 _B	256	512	1024	2048							

¹⁾ Please note the non-linear encoding of bitfield BPS2.



Counter Mode: Encoding of Input Edge Selection

Table 106 GPT2 Core Timer T6 Input Edge Selection (Counter Mode)

T6I	Triggering Edge for Counter Increment/Decrement
000 _B	None. Counter T6 is disabled
001 _B	Positive transition (rising edge) on T6IN
010 _B	Negative transition (falling edge) on T6IN
011 _B	Any transition (rising or falling edge) on T6IN
1XX _B	Reserved. Do not use this combination

Table 107 GPT2 Auxiliary Timer T5 Input Edge Selection (Counter Mode)

T5I	Triggering Edge for Counter Increment/Decrement
X00 _B	None. Counter T5 is disabled
001 _B	Positive transition (rising edge) on T5IN
010 _B	Negative transition (falling edge) on T5IN
011 _B	Any transition (rising or falling edge) on T5IN
101 _B	Positive transition (rising edge) of T6 toggle latch T6OTL
110 _B	Negative transition (falling edge) of T6 toggle latch T6OTL
111 _B	Any transition (rising or falling edge) of T6 toggle latch T6OTL

16.4.8.3 GPT2 Timer and CAPREL Interrupt Control Registers

The Interrupt control register for GPT2 and CAPREL are located in the SCU. GPT12IEN and SCU. GPT12IRC.



16.5 Miscellaneous GPT12 Registers

The following registers are not assigned to a specific timer block. They control general functions and/or give general information.

Register PISEL selects timer input signal from several sources under software control.

PISEL

Port Input Select Register						(04 _H)						Reset Value: 0000 _H			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ISCA	APIN	IST6 EUD	IST6 IN	IST5 EUD	IST5 IN	IST4	EUD	IST	4IN	IST3	EUD	IST	3IN	IST2E UD	IST2 IN
r	N	rw	rw	rw	rw	r	W	r	W	r	W	r	W	rw	rw

Field	Bits	Тур	Description
IST2IN	0	rw	Input Select for T2IN
			0 _B Signal T2INA is selected
			1 _B Signal T2INB is selected
IST2EUD	1	rw	Input Select for T2EUD
			0 _B Signal T2EUDA is selected
			1 _B Signal T2EUDB is selected
IST3IN	[3:2]	rw	Input Select for T3IN
			00 _B Signal T3INA is selected
			01 _B Signal T3INB is selected
			10 _B Signal T3INC is selected
			11 _B Signal T3IND is selected
IST3EUD	[5:4]	rw	Input Select for T3EUD
			00 _B Signal T3EUDA is selected
			01 _B Signal T3EUDB is selected
			10 _B Signal T3EUDC is selected
			11 _B Signal T3EUDD is selected
IST4IN	[7:6]	rw	Input Select for T4IN
			00 _B Signal T4INA is selected
			01 _B Signal T4INB is selected
			10 _B Signal T4INC is selected
			11 _B Signal T4IND is selected
IST4EUD	[9:8]	rw	Input Select for T4EUD
			00 _B Signal T4EUDA is selected
			01 _B Signal T4EUDB is selected
			10 _B Signal T4EUDC is selected
			11 _B Signal T4EUDD is selected
IST5IN	10	rw	Input Select for T5IN
			0 _B Signal T5INA is selected
			1 _B Signal T5INB is selected
IST5EUD	11	rw	Input Select for T5EUD
			0 _B Signal T5EUDA is selected
			1 _B Signal T5EUDB is selected



Field	Bits	Тур	Description
IST6IN	12	rw	Input Select for T6IN
			0 _B Signal T6INA is selected
			1 _B Signal T6INB is selected
IST6EUD	13	rw	Input Select for T6EUD
			0 _B Signal T6EUDA is selected
			1 _B Signal T6EUDB is selected
ISCAPIN	[15:14]	rw	Input Select for CAPIN
			00 _B Signal CAPINA is selected
			01 _B Signal CAPINB is selected
			P0.3 if MODPISEL1.GPT12CAPINB = 0
			BEMF status if MODPISEL1.GPT12CAPINB = 1
			10 _B Signal CAPINC (Read trigger from T3) is selected
			11 _B Signal CAPIND (Read trigger from T2 or T3 or T4) is selected

Note: PISEL's reset value represents the connections available in previous versions.

User's Manual 467 Rev. 1.3, 2017-06-27



Register ID indicates the module version.

ID Module	e Ident	ificatio	on Regi	ister			(0	0 _H)					Reset	Value	: 5804 _H
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	MOD_TYPE							MOD_REV							
	<u> </u>	1		r	 	1				1	1	r	 	·	

Field	Bits	Type	Description
MOD_REV	[7:0]	r	Module Revision Number MOD_REV defines the revision number. The value of a module revision starts with 01 _H (first revision).
MOD_TYPE	[15:8]	r	Module Identification Number This bitfield defines the module identification number (58 _H = GPT12E).



16.6 Register Map

Table 108 Registers Address Space

Module	Base Address	End Address	Note
GPT12E	40010000 _H	40013FFF _H	

Table 109 shows all registers which are required for programming of the GPT12E module. It summarizes the GPT12E kernel registers and the module external registers and defines their addresses and reset values.

Table 109 GPT12E Module Register Summary

Name	Description	GPT12 Offset Address ¹⁾	Reset Value			
General Purpose Timer Unit (GPT12E)						
ID	GPT12E Module ID Register	00 _H	5804 _H			
PISEL	Input Signal Selection	04 _H	0000 _H			
T2CON	GPT12E Timer T2 Control Register	08 _H	0000 _H			
T3CON	GPT12E Timer T3 Control Register	0C _H	0000 _H			
T4CON	GPT12E Timer T4 Control Register	10 _H	0000 _H			
T5CON	GPT12E Timer T5 Control Register	14 _H	0000 _H			
T6CON	GPT12E Timer T6 Control Register	18 _H	0000 _H			
CAPREL	GPT12E Capture/Reload Register	1C _H	0000 _H			
T2	GPT12E Timer T2 Register	20 _H	0000 _H			
Т3	GPT12E Timer T3 Register	24 _H	0000 _H			
T4	GPT12E Timer T4 Register	28 _H	0000 _H			
T5	GPT12E Timer T5 Register	2C _H	0000 _H			
Т6	GPT12E Timer T6 Register	30 _H	0000 _H			

¹⁾ The absolute register address is calculated as follows: Module Base Address + Offset Address (shown in this column)



16.7 Implementation of the GPT12 Module

This chapter describes the implementation of the GPT12 module in the TLE987xQX device.

16.7.1 Module Connections

Besides the described intra-module connections, the timer unit blocks GPT1 and GPT2 are connected to their environment in two basic ways:

- **Internal connections** interface the timers with on-chip resources such as clock generation unit, interrupt controller, or other timers.
 - The GPT module is clocked with the TLE987xQX system clock, so $f_{\rm GPT}$ = $f_{\rm SYS}$.
- External connections interface the timers with external resources via port pins.




Figure 113 GPT Module Interfaces

The following table **Table 110** (GPT12) shows the digital connections of the GPT12 module with other modules or pins in the TLE987xQX device.

Table 110 GPT12 Digital Connections in TLE987xQX

Signal	from/to Module	I/O to GPT	Can be used to/as
T2INA	P1.2	I	count input signals for timer T2
T2INB	P1.4	I	
T2EUDA	P0.2	I	direction input signals for timer T2
T2EUDB	P2.4	I	
T2IRQ	ICU/SCU	0	interrupt request from timer T2
T3INA	CC60	I	count input signals for timer T3
T3INB	GPT12PISEL	I	
T3INC	P1.0	I	
T3IND	MON	I	



Table 110 GPT12 Digital Connections in TLE987xQX (cont'd)

Signal	from/to Module	I/O to GPT	Can be used to/as
T3EUDA	P0.4	I	direction input signals for timer T3
T3EUDB	P2.5	I	
T3EUDC		I	
T3EUDD		I	
T3OUT	P0.0	0	count output signal for timer T3
	P1.2	0	
T3IRQ	ICU/SCU	0	interrupt request from timer T3
T4INA	P0.0	I	count input signals for timer T4
T4INB	CC60	I	
T4INC	P0.1	I	
T4IND	GPT12PISEL	I	
T4EUDA	P0.3	I	direction input signals for timer T4
T4EUDB	P1.0	I	
T4EUDC		I	
T4EUDD		I	
T4IRQ	ICU/SCU	0	interrupt request from timer T4
T5INA	P0.3	I	count input signals for timer T5
T5INB	P2.0	I	
T5EUDA	P1.4	I	direction input signals for timer T5
T5EUDB	P2.0	I	
T5IRQ	ICU/SCU	0	interrupt request from timer T5
T6INA	P0.2	I	count input signals for timer T6
T6INB	P1.3	I	
T6EUDA	P1.1	I	direction input signals for timer T6
T6EUDB	P1.3	I	
T6OUT	P0.3	0	count output signal for timer T6
	P0.1	0	
T6IRQ	ICU/SCU	0	interrupt request from timer T6
T6OFL		0	over/under-flow signal from timer T6
CAPINA	P0.1	I	input capture signals
CAPINB	P0.3	I	
CAPINC	read trigger from T3	I	
CAPIND	read trigger from T2 or T3 or T4	I	
CRIRQ	ICU/SCU	0	interrupt request from capture control

Port Control

Port pins to be used for timer input signals must be switched to input (bitfield PC in the respective port control register must be $0xxx_B$) and must be selected via register PISEL.

Port pins to be used for timer output signals must be switched to output and the alternate timer output signal must be selected (bitfield PC in the respective port control register must be $1xxx_B$).

Note: For a description of the port control registers, please refer to chapter "Parallel Ports".



Interrupts

The GPT12 has six interrupt request lines.

Interrupt nodes to be used for timer interrupt requests must be enabled and programmed to a specific interrupt level.

Debug Details

While the module GPT is disabled, its registers can still be read. While disabled the following registers can be written: PISEL, T5CON.



17 Timer2 and Timer21

This chapter describes the Timer2 and Timer21. Each timer is a 16-bit timer which additionally can function as a counter. Each Timer 2 module also provides a single channel 16-bit capture.

17.1 Features

- 16-bit auto-reload mode
 - selectable up or down counting
- · One channel 16-bit capture mode

17.2 Introduction

The timer modules are general-purpose 16-bit timers. Timer 2/21 can function as a timer or counter in each of its modes. As a timer, it counts with an input clock of $f_{\rm PCLK}/12$ (if prescaler is disabled). As a counter, Timer 2 counts 1-to-0 transitions on pin T2. In the counter mode, the maximum resolution for the count is $f_{\rm PCLK}/24$ (if prescaler is disabled).

Note: "Timer 2" is generally referred in the following description which is applicable to each of the Timer2 and Timer21.

17.2.1 Timer2 and Timer21 Modes Overview

Table 111 Timer2 and Timer21 Modes

Mode	Description
Auto-reload	Up/Down Count Disabled
	Count up only
	 Start counting from 16-bit reload value, overflow at FFFF_H
	 Reload event configurable for trigger by overflow condition only, or by
	negative/positive edge at input pin T2EX as well
	Programmable reload value in register RC2
	Interrupt is generated with reload events.



Table 111 Timer2 and Timer21 Modes (cont'd)

Mode	Description
Auto-reload	 Up/Down Count Enabled Count up or down, direction determined by level at input pin T2EX No interrupt is generated Count up Start counting from 16-bit reload value, overflow at FFFF_H Reload event triggered by overflow condition Programmable reload value in register RC2 Count down Start counting from FFFF_H, underflow at value defined in register RC2 Reload event triggered by underflow condition Reload value fixed at FFFF_H
Channel capture	 Count up only Start counting from 0000_H, overflow at FFFF_H Reload event triggered by overflow condition Reload value fixed at 0000_H Capture event triggered by falling/rising edge at pin T2EX Captured timer value stored in register RC2 Interrupt is generated by reload or capture events

Timer 2 can be started by using TR2 bit by hardware or software. Timer 2 can be started by setting TR2 bit by software. If bit T2RHEN is set, Timer 2 can be started by hardware. Bit T2REGS defines the event on pin T2EX: falling edge or rising edge, that can set the run bit TR2 by hardware. Timer 2 can only be stopped by resetting TR2 bit by software.

17.3 Functional Description

17.3.1 Auto-Reload Mode

The auto-reload mode is selected when the bit CP_RL2 in register **T2CON** is zero. In the auto-reload mode, Timer 2 counts to an overflow value and then reloads its register contents with a 16-bit start value for a fresh counting sequence. The overflow condition is indicated by setting bit TF2 in the **T2CON** register. This will then generate an interrupt request to the core. The overflow flag TF2 must be cleared by software.

The auto-reload mode is further classified into two categories depending upon the DCEN control bit.

17.3.1.1 Up/Down Count Disabled

If DCEN = 0, the up-down count selection is disabled. The timer, therefore, functions as a pure up counter/timer only. The operational block diagram is shown in **Figure 114**.

In this mode, if EXEN2 = 0, the timer starts to count up to a maximum of FFFF $_H$, once TR2 is set. Upon overflow, bit TF2 is set and the timer register is reloaded with the 16-bit reload value of the RC2 register. This reload value is chosen by software, prior to the occurrence of an overflow condition. A fresh count sequence is started and the timer counts up from this reload value as in the previous count sequence.

If EXEN2 = 1, the timer counts up to a maximum of $FFFF_H$ once TR2 is set. A 16-bit reload of the timer registers from register RC2 is triggered either by an overflow condition or by a negative/positive edge (chosen by T2MOD.EDGESEL) at input pin T2EX. If an overflow caused the reload, the overflow flag TF2 is set. If a negative/positive transition at pin T2EX caused the reload, bit EXF2 is set. In either case, an interrupt is generated



to the core and the timer proceeds to its next count sequence. The EXF2 flag, similar to the TF2, must be cleared by software.

If bit T2RHEN is set, Timer 2 is started by first falling edge/rising edge at pin T2EX, which is defined by bit T2REGS. If bit EXEN2 is set, bit EXF2 is also set at the same point when Timer2 is started with the same falling edge/rising edge at pin T2EX, which is defined by bit EDGESEL. The reload will happen with the following negative/positive transitions at pin T2EX, which is defined by bit EDGESEL.

Note: In counter mode, if the reload via T2EX and the count clock T2 are detected simultaneously, the reload takes precedence over the count. The counter increments its value with the following T2 count clock.




Figure 114 Auto-Reload Mode (DCEN = 0)



17.3.1.2 Up/Down Count Enabled

If DCEN = 1, the up-down count selection is enabled. The direction of count is determined by the level at input pin T2EX. The operational block diagram is shown in **Figure 115**.

A logic 1 at pin T2EX sets the Timer 2 to up counting mode. The timer, therefore, counts up to a maximum of FFFF_H. Upon overflow, bit TF2 is set and the timer register is reloaded with a 16-bit reload value of the RC2 register. A fresh count sequence is started and the timer counts up from this reload value as in the previous count sequence. This reload value is chosen by software, prior to the occurrence of an overflow condition.

A logic 0 at pin T2EX sets the Timer 2 to down counting mode. The timer counts down and underflows when the THL2 value reaches the value stored at register RC2. The underflow condition sets the TF2 flag and causes FFFF_H to be reloaded into the THL2 register. A fresh down counting sequence is started and the timer counts down as in the previous counting sequence.

If bit T2RHEN is set, Timer 2 can only be started either by rising edge (T2REGS = 1) at pin T2EX and then do the up counting, or be started by falling edge (T2REGS = 0) at pin T2EX and then do the down counting.

In this mode, bit EXF2 toggles whenever an overflow or an underflow condition is detected. This flag, however, does not generate an interrupt request.




Figure 115 Auto-Reload Mode (DCEN = 1)



17.3.2 Capture Mode

In order to enter the 16-bit capture mode, bits CP_RL2 and EXEN2 in register **T2CON** must be set. In this mode, the down count function must remain disabled. The timer functions as a 16-bit timer or counter and always counts up to FFFF_H and overflows. Upon an overflow condition, bit TF2 is set and the timer reloads its registers with 0000_H. The setting of TF2 generates an interrupt request to the core.

Additionally, with a falling/rising edge on pin T2EX (chosen by T2MOD.EDGESEL) the contents of the timer register (THL2) are captured into the RC2 register. The external input is sampled in every PCLK cycle. When a sampled input shows a low (high) level in one PCLK cycle and a high (low) in the next PCLK cycle, a transition is recognized. If the capture signal is detected while the counter is being incremented, the counter is first incremented before the capture operation is performed. This ensures that the latest value of the timer register is always captured.

If bit T2RHEN is set, Timer 2 is started by first falling edge/rising edge at pin T2EX, which is defined by bit T2REGS. If bit EXEN2 is set, bit EXF2 is also set at the same point when Timer2 is started with the same falling edge/rising edge at pin T2EX, which is defined by bit EDGESEL. The capture will happen with the following negative/positive transitions at pin T2EX, which is defined by bit EDGESEL.

When the capture operation is completed, bit EXF2 is set and can be used to generate an interrupt request. **Figure 116** describes the capture function of Timer 2.




Figure 116 Capture Mode

17.3.3 Count Clock

The count clock for the auto-reload mode is chosen by the bit C_T2 in register T2CON. If $C_T2 = 0$, a count clock of PCLK/12 (if prescaler is disabled) is used for the count operation.

If $C_T2 = 1$, Timer 2 behaves as a counter that counts 1-to-0 transitions of input pin T2. The counter samples pin T2 over 2 PCLK cycles. If a 1 was detected during the first clock and a 0 was detected in the following clock, then the counter increments by one. Therefore, the input levels should be stable for at least 1 clock.



If bit T2RHEN is set, Timer 2 can be started by the falling edge/rising edge on pin T2EX, which is defined by bit T2REGS.

Note: If pin T2 is not connected, counting clock function on pin T2 cannot be used.



17.4 Module Interfaces

This section describes:

- the TLE987xQX module related interfaces such as port connections and interrupt control
- all TLE987xQX module related registers with their addresses

17.4.1 Interfaces of the Timer2 and Timer21

Overviews of the Timer2 and Timer21 kernel I/O interfaces and interrupt signals are shown in **Figure 117** and **Figure 118**.

Timer2 and Timer21 can be suspended when Debug Mode enters Monitor Mode and has the Debug Suspend signal activated, provided the timer suspend bits, T2SUSP and T21SUSP (in SCU SFR MODSUSP) are set. Refer to SCU chapter.

The interrupt request of the Timer2 and Timer21 is not connected directly to the CPU's Interrupt Controller, but via the System Control Unit (SCU). The General Purpose IO (GPIO) Port provides the interface from the Timer2 and Timer21 to the external world.

The external trigger and counter inputs of the two Timer 2 modules can be selected from several different sources. This selection is performed by the SCU via the corresponding input control and select bits in SFR MODPISEL1 and MODPISEL2.

In the TLE987xQX, Timer2 and Timer21 allow additionally to trigger ADC1 conversions through the t2(1)_adc_trigger signals. These trigger signals are generated while the timer is working in timer mode (C T2 = 0).




Figure 117 Timer 2 Module I/O Interface






Figure 118 Timer 21 Module I/O Interface

17.5 Interrupt Generation

When an interrupt event happened, the corresponding interrupt flag bit EXF2/TF2 is set; an interrupt for the interrupt event EXF2/TF2 will be generated.

Note: When the timer/counter is stopped and while the module remains enabled, it is possible for an external event at T2EX to generate an interrupt. For this to occur, bit EXEN2 in SFR T2CON must be set. In this case, a dummy reload or capture happens depending on the CP_RL2 bit selection. The resulting interrupt could therefore be used in the product as an external falling/rising edge triggered interrupt.



17.6 Register Definition

17.6.1 Timer 2 Registers

All Timer2 and Timer21 register names described in the following sections will be referenced in other chapters with the module name prefix "T2_" and "T21_", respectively.

17.6.1.1 Mode Register

The T2MOD is used to configure Timer 2 for various modes of operation.

T2MOD

Timer 2 Mode	e Register		(0	4 _H)		Re	set Value: 00 _H
7	6	5	4	3	2	1	0
T2REGS	T2RHEN	EDGESEL	PREN		T2PRE		DCEN
rw	rw	rw	rw		rw		rw

Field	Bits	Type	Description
DCEN	0	rw	Up/Down Counter Enable
			0 _B Up/Down Counter function is disabled
			1 _B Up/Down Counter function is enabled and controlled by pin
			T2EX (Up = 1, Down = 0)
T2PRE	3:1	rw	Timer 2 Prescaler Bit
			Selects the input clock for Timer 2 which is derived from the
			peripheral clock.
			$000_{\rm B} f_{\rm T2} = f_{\rm PCLK}$
			$001_{\rm B} f_{\rm T2} = f_{\rm PCLK} / 2$
			$010_{\rm B} f_{\rm T2} = f_{\rm PCLK} / 4$
			$011_{\rm B} f_{\rm T2} = f_{\rm PCLK} / 8$
			$100_{\rm B} f_{\rm T2} = f_{\rm PCLK} / 16$
			$101_{\rm B} f_{\rm T2} = f_{\rm PCLK} / 32$
			$110_{\rm B} f_{\rm T2} = f_{\rm PCLK} / 64$
			$111_{\rm B} f_{\rm T2} = f_{\rm PCLK} / 128$
PREN	4	rw	Prescaler Enable
			0 _B Prescaler is disabled and the by12-divider takes effect.
			1 _B Prescaler is enabled (see T2PRE bit) and the by 12 divider is
			bypassed.
EDGESEL	5	rw	Edge Select in Capture Mode/Reload Mode
			0 _B The falling edge at Pin T2EX is selected.
			1 _B The rising edge at Pin T2EX is selected.
T2RHEN	6	rw	Timer 2 External Start Enable
			0 _B Timer 2 External Start is disabled.
			1 _B Timer 2 External Start is enabled.
T2REGS	7	rw	Edge Select for Timer 2 External Start
			0 _B The falling edge at Pin T2EX is selected.
			The rising edge at Pin T2EX is selected.



17.6.1.2 Control Register


Control register is used to control the operating modes and interrupt of Timer 2.

T2CON

Timer 2 Cont	rol Register		(0	00 _H)		Res	set Value: 00 _H
7	6	5	4	3	2	1	0
TF2	EXF2	Res	Res	EXEN2	TR2	C_T2	CP_RL2
r	r	r	r	rw	rwh	rw	rw

Field	Bits	Type	Description		
CP_RL2	0	rw	Capture/Reload Select 0 _B Reload upon overflow or upon negative/positive transition at pin T2EX (when EXEN2 = 1). 1 _B Capture Timer 2 data register contents on the negative/positive transition at pin T2EX, provided EXEN2 = 1.The negative or positive transition at Pin T2EX is selected by bit EDGESEL.		
C_T2	1	rw	Timer or Counter Select 0 _B Timer function selected. 1 _B Count upon negative edge at pin T2.		
TR2	2	rwh	Timer 2 Start/Stop Control 0 _B Stop Timer 2. 1 _B Start Timer 2.		
EXEN2	3	rw	Timer 2 External Enable Control 0 _B External events are disabled. 1 _B External events are enabled in Capture/Reload Mode.		
Res	4:5	r	Reserved Returns 0 if read; should be written with 0.		
EXF2	6	r	Timer 2 External Flag In Capture/Reload Mode, this bit is set by hardware when a negative/positive transition occurs at pin T2EX, if bit EXEN2 = 1. This bit must be cleared by software. Note: When bit DCEN = 1 in auto-reload mode, no interrupt request to the core is generated.		
TF2	7	r	Timer 2 Overflow/Underflow Flag Set by a Timer 2 overflow/underflow. Must be cleared by software.		


T2ICLR





Field	Bits	Type	Description	
Res	5:0	r	Reserved	
			Returns 0 if read; should be written with 0.	
EXF2CLR	6	W	External Interrupt Clear Flag	
			0 _B External interrupt is not cleared.	
			1 _B External interrupt is cleared.	
TF2CLR	7	W	Overflow/Underflow Interrupt Clear Flag	
			0 _B Overflow/underflow interrupt is not cleared.	
			1 _B Overflow/underflow interrupt is cleared.	

T2CON1




Field	Bits	Type	Description	
EXF2EN	0	rw	External Interrupt Enable	
			0 _B External interrupt is disabled.	
			1 _B External interrupt is enabled.	
TF2EN	1	rw	Overflow/Underflow Interrupt Enable	
			0 _B Overflow/underflow interrupt is disabled.	
			1 _B Overflow/underflow interrupt is enabled.	
Res	7:2	r	Reserved	
			Returns 0 if read; should be written with 0.	



17.6.1.3 Timer 2 Reload/Capture Register


The RC2 register is used for a 16-bit reload of the timer count upon overflow or a capture of current timer count depending on the mode selected.

RC2L



Field	Bits	Type	Description
RC2	[7:0]	rw	Reload/Capture Value
			Note: Reload/Capture Value can be set by software (highest priority) and is updated by hardware during capture mode.
			These contents are loaded into the timer register upon an overflow condition, if CP_RL2 = 0.
			If CP_RL2 = 1, this register is loaded with the current timer count upon a negative/positive transition at pin T2EX when EXEN2 = 1.

RC2H



Field	Bits	Type	Description
RC2	[7:0]	rw	Reload/Capture Value Note: Reload/Capture Value can be set by software (highest priority) and is updated by hardware during capture mode. These contents are loaded into the timer register upon an overflow condition, if CP_RL2 = 0. If CP_RL2 = 1, this register is loaded with the current timer count upon a negative/positive transition at pin T2EX when EXEN2 = 1.



17.6.1.4 Timer 2 Count Register

The T2L/T2H register holds the current 16-bit value of the Timer 2 count.

_		
п	-7I	

Timer 2, Low	Byte		(10) _H)		Res	set Value: 00 _H
7	6	5	4	3	2	1	0
'		1	Т2	2L	1 1		I
			rw	/h	1		

Field	Bits	Туре	Description
T2L	[7:0]	rwh	Timer 2 Value
			These bits indicate the current timer value T2[7:0]. Note: Timer 2 can be updated of software (highest priority) and is updated by hardware if T2R is set

T2H

Timer 2, High	n Byte		(14	1 _H)		Res	set Value: 00 _H
7	6	5	4	3	2	1	0
	!	· · · · · · · · · · · · · · · · · · ·	Т2	2H	'		'
	1		rw	/h			

Field	Bits	Type	Description
T2H	[7:0]	rw	Timer 2 Value
			These bits indicate the current timer value T2[15:8].
			Note: Timer 2 can be updated of software (highest priority) and is updated by hardware if T2R is set



17.6.2 Register Map

There are two kernels in the TLE987xQX, namely Timer2 and Timer21. **Table 112** shows the Timer2 and Timer21 module base addresses.

Table 113 lists the addresses of the Timer2 and Timer21 SFRs.

Table 112 Registers Address Space

Module	Base Address	End Address	Note
TIMER2	48004000 _H	48004FFF _H	
TIMER21	48005000 _H	48005FFF _H	

Table 113 Registers Overview Timer2 and Timer21

Register Short Name	Register Long Name	Offset Address	Page Number
T2CON	Timer 2 Control Register	00 _H	482
T2MOD	Timer 2 Mode Register	04 _H	481
RC2L	Timer 2 Reload/Capture Register, Low Byte	08 _H	484
RC2H	Timer 2 Reload/Capture Register, High Byte	0C _H	484
T2L	Timer 2, Low Byte	10 _H	485
T2H	Timer 2, High Byte	14 _H	485
T2CON1	Timer 2 Control Register 1	18 _H	483
T2ICLR	Timer 2 Interrupt Clear Register	1C _H	482



18 Timer3

18.1 Features

- 16-bit incremental timer/counter (counting up)
- Counting frequency up to f_{sys}
- Selectable clock prescaler
- 6 modes of operation
- Interrupt up on overflow
- Interrupt on compare

18.2 Introduction

The possible applications for the timer include measuring the time interval between events, counting events and generating a signal at regular intervals.

Timer3 can function as timer or counter. When functioning as a timer, Timer3 is incremented in periods based on the MI_CLK or LP_CLK clock. When functioning as a counter, Timer3 is incremented in response to a 1-to-0 transition (falling edge) at its respective input. Timer3 can be configured in four different operating modes to use in a variety of applications, see **Table 114**.

Several operating modes can be used for different tasks such as the following:

- · simple time measurement between two events
- triggering of the measuring unit upon PWM/CCU6 unit
- measurement of the 100kHz LP_CLK2

18.3 Functional Description

Six modes of operation are provided to fulfill various tasks using this timer. In every mode the clocking source can be selected between MI_CLK and LP_CLK. A prescaler provides in addition capability to divide the selected clock source by 2, 4 or 8. The clocking source and the prescaler can be set in the register APCLK_CTRL2.T3CLK_DIV (SCU). The timer counts upwards, starting with the value in the timer count registers, until the maximum count value which depends on the selected mode of operation. Timer 3 provides two individual interrupts upon counter overflow, one for the low-byte and one for the high-byte counter register. The run control of the Timer3 is controlled by software by setting the bits TR3L/TR3H in the register CTRL. Some modes of operation are providing in addition to the software a run control triggered by various hardware sources coming from other modules within the device. Furthermore the Timer 3 provides a 16-bit compare register, CMP. The compare register can be used by some operation modes to issue an overflow interrupt upon matching of the timer counter register to the compare register. The entire Timer 3 module will be enabled by resetting bit T3_DIS in the register PMCON2.

Timer Overflow

When a timer overflow occurs, the timer overflow flag, T3L_OVF_STS or T3H_OVF_STS, is set, and an interrupt may be raised if the interrupt enable control bit, in the System Control Unit-Power Management is set. The overflow flag has to be cleared when the interrupt service routine is entered.

Note: When Timer3 operates in Mode 3, the Timer3 control bit **TR3L** is reserved for TL3 and **TR3H** is reserved for TH3. For details see in **Section 18.3.6**.



18.3.1 Timer3 Modes Overview

The Timer 3 provides six modes of operation, which are described in the following chapters. The six modes of operations are divided into four main modes. Some of the four main modes are further separated into sub-modes. The bit field T3M in the register MODE_CONF selects one out of the four main modes. The bit field T3_SUBM in the register MODE_CONF selects a sub-mode of the selected main mode, if applicable. The following table provides an overview of the timer modes together with the reasonable configuration options in Table 114.

When the bit T3_PD_N is set the timer is reset and the module clock gating is active (valid for all main operating modes).

Table 114 Timer3 Modes

Mode	Sub- Mode	Operation
0	No Sub- Mode	13-bit Timer The timer is essentially an 8-bit counter with a divide-by-32 prescaler.
1	а	16-bit Timer The timer registers, TL3 and TH3, are concatenated to form a 16-bit counter.
1	b	16-bit Timer triggered by an event The timer registers, TL3 and TH3, are concatenated to form a 16-bit counter, which is triggered by an event to enable a single shot measurement on a preset channel with the measurement unit.
2	No Sub- Mode	8-bit Timer with auto-reload The timer register TL3 is reloaded with a user-defined 8-bit value in TH3 upon overflow.
3	а	Timer3 operates as two 8-bit timers The timer registers TL3 and TH3, operate as two separate 8-bit counters.
3	b	Timer3 operates as Two 8-bit timers for clock measurement The timer registers, TL3 and TH3 operate as two separate 8-bit counters. In this mode the LP_CLK2 Low Power Clock can be measured. TL3 acts as an edge counter for the clock edges and TH3 as a counter which counts the time between the edges.

The modes are determined in **MODE_CONF**.

Table 115 Timer 3, List of Options

	•	•					
		0	1a	1b	2	3a	3b
Mode Config	ТЗМ	0	1	1	2	3	3
	T3_SUBM	0	0	1	0	0	2
Run Control	TR3L	1	1	1	1	1	1
	TR3H	n/a	n/a	n/a	n/a	1	1



Table 115 Timer 3, List of Options (cont'd)

		0	1a	1b	2	3a	3b
	CCU6_CC60	n/a	n/a	1	n/a	n/a	n/a
- .	CCU6_CC61	n/a	n/a	1	n/a	n/a	n/a
Trigger Source	CCU6_CC62	n/a	n/a	1	n/a	n/a	n/a
004100	CCU6_PM	n/a	n/a	1	n/a	n/a	n/a
	CCU6_ZM	n/a	n/a	1	n/a	n/a	n/a
	CCU6_COUT60	n/a	n/a	1	n/a	n/a	n/a
	CCU6_COUT61	n/a	n/a	1	n/a	n/a	n/a
	CCU6_COUT62	n/a	n/a	1	n/a	n/a	n/a
	LP_CLK2	n/a	n/a	n/a	n/a	n/a	1
Interrupt	T3L_OVF_STS	1	1	1	1	1	1
Status	T3H_OVF_STS	1	1	n/a	0	1	1
Compare	Compare	0	0	1	1	0	1



18.3.2 Mode 0

Mode 0 implements a 13-bit-timer/counter compatible to the 8048 microcontroller. HI holds the upper 8 bits of the 13-bit timer value. LO holds the lower 5 bits of the 13-bit timer value. The bits LO [7:5] are not defined and should not be used in this mode of operation. An overflow will be generated by the transition of the timer value from 0x1FFF to 0x0000.




Figure 119 Timer3, Mode 0: 13-Bit Timer



18.3.3 Mode 1a

Mode 1a implements a 16-bit-timer/counter. TIMER3_HI holds the upper 8 bits while TIMER3_LO holds the lower 8 bits of the 16-bit timer value. An overflow will be generated by the transition of the timer value from 0xFFFF to 0x0000.




Figure 120 Timer3, Mode 1a: 16-Bit Timer



18.3.4 Mode 1b

Mode 1b is intended to delay certain actions based on a PWM trigger source. The timer operates as a 16-bit-timer. The timer starts counting upwards upon trigger by the selected trigger source. The trigger source has to be selected in the register T3_TRIGG_CTRL, bits T3_TRIGG_INP_SEL. To enable a repetitive operation a reset of the timer counter can be defined on the rising edge, falling edge or on both edges of the selected trigger source. The desired selection can be taken in the register T3_TRIGG_CTRL, bits T3_RES_CONF. An interrupt will be issued upon overflow, or if the compare value is reached. The compare value may be defined in the registers CMP. In this mode the preload of the timer count registers TIMER3_HI and TIMER3_LO has no effect, the counting always starts with 0x0000 until the set compare value.

This mode can be used to trigger the measurement unit with a desired delay based on a PWM edge to perform measurements synchronous to the selected PWM source. The working principle of this mode is shown in **Figure 1**. Note: If TIMER3_CMP_LO and TIMER3_CMP_HI specify a delay that is greater than the pulse width of the PWM signal, the ccu6 int is not issued.

Note: The TIMER3_CMP value is stored internally (shadowed) on the trigger edge. This means, if the TIMER3_CMP value changes during a current PWM period, the change takes effect with the next PWM period. Note: trigger select T12_PM and T12_ZM (in T3_TRIGG_INP_SEL) shall be only operated with rising edge T3_RES_CONF.




Figure 121 Timer3, Mode 1b: 16-Bit Timer triggered by an event

The retrigger option can be used for CCU6 PM and ZM to be retrigger with the ccu6_int output. T3 is using the inverted ZM/TM signals, and falling edge is recommended as a trigger



18.3.5 Mode 2

In Mode 2 the timer operates as a 8-bit-timer with reload. The register TIMER3_LOW is the timer value count register, while the register TIMER3_HIGH holds the reload value. Upon an overflow of the TIMER3_LOW register from 0xFF to 0x00 an interrupt gets issued. Simultaneously the TIMER3_LOW register gets loaded with the value in the TIMER3_HIGH register. The working principle is shown in **Figure 122**.




Figure 122 Timer 3, Mode 2: 8-Bit Timer with Auto-Reload



18.3.6 Mode 3a

In Mode 3a, the two Timer 3 registers, TL3 and TH3, function as two separate 8-bit counters.

The 8-bit counter, TL3, uses the Timer 3 control bits TR3 and T3L_OVF_STS, while the other 8-bit counter, TH3, is locked into a timer function (counting machine cycles). Furthermore, TH3 sets the Timer 3 flag bit T3H_OVF_STS, upon overflow and generates an interrupt if is set.

Mode 3a is provided for applications requiring an extra 8-bit timer.




Figure 123 Timer 3, Mode 3a: Two 8-Bit Timers



18.3.7 Mode 3b

The Mode 3b is used to measure the period of the LP_CLK2. The Timer 3 is split up into an 8-bit counter (TIMER3_LO) and an 8-bit timer (TIMER3_HI). The TIMER3_LO counts falling edges of the LP_CLK2, no trigger source selection is required. The TIMER3_CMP_LO defines how many falling edges shall be counted. The TIMER3_HI runs with the selected clocking source and starts counting with the next falling edge on LP_CLK2. Once TIMER3_LO has counted the desired number of edges of the LP_CLK2, by hitting the TIMER3_CMP_LO value an interrupt will be issued and TIMER3_HI stops.

The recommended sequence in order to obtain correct results in the following:

disable the LP_CLK2 in PMU.CNF_CYC_SENSE.OSC_100kHz_EN

configure mode 3b

start the timer3 with the RUN bit

enable the LP_CLK2 in PMU.CNF_CYC_SENSE.OSC_100kHz_EN




Figure 124 Timer 3, Mode 3b: Two 8-Bit Timers for clock measurement

18.4 Interrupts

Figure 125 shows the interrupt generation of Timer3.






Figure 125 Timer3 Interrupt Generation

The module generates two interrupts. One is assigned to the overflow of lower 8 bit timer, while the other interrupt signals the overflow of the higher 8 bit counter.



18.5 Register Definition

A total of six **SFR** Registers control the operation of Timer 3. TL3/TH3 are the low and high timer registers. **CTRL** and **MODE_CONF** are the mode selection register.

The addresses of the kernel SFRs are listed in Table 117.

Table 116 shows the module base addresses.

Table 116 Register Address Space

Module	Base Address	End Address	Note
TIMER3	4800 6000 _H	4800 6020 _H	

Table 117 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value						
Register Definition, Timer 3 Control Registers									
T3_TRIGG_CTRL	Timer 3 Trigger Control Register	00 _H	0000 0000 _H						
СМР	Timer 3 Compare Value	04 _H	0000 0000 _H						
CNT	Timer 3	08 _H	0000 0000 _H						
CTRL	Timer 3 Control Register	0C _H	0000 0001 _H						
MODE_CONF Timer 3 Mode Configuration Register		10 _H	0000 0001 _H						
ISRCLR	Timer 3 Interrupt Status Clear Register	14 _H	0000 0000 _H						

The registers are addressed wordwise.


18.5.1 Timer 3 Control Registers

After each write access the AHB bus is stalled for at least 2 (timer3_clk) and 3 (hclk) cycles.

Timer 3 Trigger Control Register

T3_TRIGG_CTRL	Offset	Reset Value
Timer 3 Trigger Control Register	00 _H	0000 0000 _H






Field	Bits	Туре	Description
Res	31:8	r	Reserved Always read as 0
Res	7	r	Reserved Always read as 0
RETRIG	6	rw	Retrigger Condition (in Mode 1b) for CCU6-T12 ZM and CCU6-T12 PM For CCU6-T12 ZM and PM the ccu6_int output will retrigger the timer in Mode 1b. 0 _B DIS Retrigger disabled 1 _B EN Retrigger enabled
T3_RES_CONF	5:4	rw	Timer 3 Trigger Reset Selection for Mode 1b 0 _H No Reset on PWM Edge Counter is not reset while PWM Module is running. 1 _H Reset On Rising Edge Counter is reset on rising edge input 2 _H Reset On Falling Edge Counter is reset on falling edge input. 3 _H Reset on both Edges Counter is reset on both edge inputs.
Res	3	r	Reserved Always read as 0
T3_TRIGG_INP_S EL	2:0	rw	Timer 3 Trigger Input Event Selection (only in Mode 3b) 0 _H

Timer 3 Compare Value

CMP	Offset	Reset Value
Timer 3 Compare Value	04 _H	0000 0000 _H





Field	Bits	Туре	Description
Res	31:16	r	Reserved Always read as 0
HI	15:8	rw	Timer 3 Compare Value High Byte 00000000 _B TIMER3_CMP_HI holds the compare value of high byte for Measurement Interface Trigger.
LO	7:0	rw	Timer 3 Compare Value Low Byte 00000000 _B TIMER3_CMP_LO holds the compare value of low byte for Measurement Interface Trigger.

Timer 3

CNT Timer 3	3		Offset 08 _H								Reset Value 0000 0000 _H			
31		I	Г	ı		T		Т					T	16
							R	es						
				1				r						
15							8	7						0
					1		1				ı			
				- 11							LO			
			r	W			1	1		<u> </u>	 rw			

Field	Bits	Туре	Description
Res	31:16	r	Reserved
			Always read as 0



Field	Bits	Type	Description
HI	15:8	rw	Timer 3 High Register or Preload Value 00 _B TIMER3_HI holds the higher 8-bit part of the 13-bit timer value. 01 _B TIMER3_HI holds the higher 8-bit part of the 16-bit timer value. 10 _B TIMER3_HI holds the 8-bit reload value. 11 _B TIMER3_HI holds the 8-bit timer value.
LO	7:0	rw	Timer 3 Low Register or Preload Value ¹⁾ 00 _B TIMER3_LO holds the lower 5-bit part of the 13-bit timer value. 01 _B TIMER3_LO holds the lower 8-bit part of the 16-bit timer value. 10 _B TIMER3_LO holds the 8-bit timer value. 11 _B TIMER3_LO holds the 8-bit timer value.

¹⁾ TIMER3_LO corresponds to the selected timer main operating mode which can be changed by writing MODE_CONF



Timer 3 Control Register

CTRL Timer	CTRL Timer 3 Control Register					Offset 0C _H					Reset Value 0000 0001 _H				
31	1		T					T		n-		ı		ı	16
		1	ı		1	1	R	es		1		1		1	
								r							
15					10	9	8	7	6	5	4	3	2	1	0
	1	R	es	1		T3H_ OVF*	T3L_ OVF*	T3L_ OVF*	TR3L	T3H_ OVF*	TR3H	CNT_ RDY	T3_R D_R*	T3_R D_R*	T3_P D_N
		ı	r			rw	rw	r	rw	r	rwd	rwh	rw	rwh1	rw

Field	Bits	Type	Description
Res	31:10	r	Reserved Always read as 0
T3H_OVF_IE	9	rw	Timer 3 Overflow Interrupt Enable (High Byte Timer) 0 _B DIS Interrupt disabled 1 _B EN Interrupt enabled
T3L_OVF_IE	8	rw	Timer 3 Overflow Interrupt Enable (Low Byte Timer) 0 _B DIS Interrupt disabled. 1 _B EN Interrupt enabled
T3L_OVF_STS	7	r	Timer 3 Overflow Flag (Low Byte Timer) 0 _B T3L_OVF_STS No overflow occurred. 1 _B T3L_OVF_STS Overflow occurred. Set by hardware when Low Byte of Timer 3 overflows. Cleared by software.
TR3L	6	rw	Timer 3 Run Control (Low Byte Timer) 0 _B TR3L Timer is halted 1 _B TR3L Timer runs
T3H_OVF_STS	5	r	Timer 3 Overflow Flag (High Byte Timer) 0 _B T3H_OVF_STS No Overflow occurred. 1 _B T3H_OVF_STS Overflow occurred. Set by hardware when High Byte of Timer 3 overflows. Cleared by software.
TR3H	4	rwd	Timer 3 Run Control (High Byte Timer) 0 _B TR3H Timer is halted 1 _B TR3H Timer runs
CNT_RDY	3	rwh	Timer 3 Count Ready 0 _B CNT_RDY Timer hasn't finished counting in Mode 1b, 3b 1 _B CNT_RDY Timer has finished counting in Mode 1b, 3b



Field	Bits	Туре	Description
T3_RD_REQ_CONF	2	rw	Timer 3 Read Mode 0 _B T3_RD_REQ_CONF Timer 3 Read Request can be triggered by software 1 _B T3_RD_REQ_CONF Timer 3 Read Request can be triggered by hardware (in Mode 3b) Note: Hardware read request is ignored in modes other than Mode 3b Note: T3_RD_REQ_CONF and T3_RD_REQ need to updated in two separate write accesses
T3_RD_REQ	1	rwh1	Timer 3 Value Read Request 0 _B T3_RD_REQ Timer value is not read from Timer 3 1 _B T3_RD_REQ Timer value is read from Timer 3 Note: Only possible if T3_RD_REQ_CONF = 0 This bit T3_RD_REQ remains set until the read request is finished, and only then is cleared to 0
T3_PD_N	0	rw	Timer 3 Power Down 0 _B Power Down Timer 3 is in Power Down 1 _B no Power Down Timer 3 is not in Power Down Note: In Power Down Mode, the Timer 3 is reset and the module clock gating is active



Timer 3 Interrupt Status Clear Register

ISRCLR Timer 3 Interrupt Status Clear Register							Offset 14 _H						Reset Value 0000 0000 _H		
31															16
	1			1		1	R	es	ı			1			
								r							
15							8	7	6	5	4				0
	1	ı	' R	es		1	ı	T3L_ OVF*	Res	T3H_ OVF*		1	Res	I	
			•		'										

Field	Bits	Type	Description
Res	31:8	r	Reserved Always read as 0
T3L_OVF_ICLR	7	w	Timer 3 Overflow Flag (Low Byte Timer) Interrupt Clear 0 _B T3L_OVF_ ICLR Overflow not cleared. 1 _B T3L_OVF_ ICLR Overflow cleared. Set by software, cleared by hardware.
Res	6	r	Reserved Always read as 0
T3H_OVF_ICLR	5	w	Timer 3 Overflow Flag (High Byte Timer) Interrupt Clear 0 _B T3H_OVF_ ICLR Overflow not cleared. 1 _B T3H_OVF_ ICLR Overflow cleared. Set by software, cleared by hardware
Res	4:0	r	Reserved Always read as 0



Timer 3 Mode Configuration Register

MODE_CONF Timer 3 Mode Configuration Register							Offset 10 _H						Reset Value 0000 0001 _H			
31	T	1	T				ı	Т	1 1		T	1		T	16	
	1		Í.	1	1	1	R	es			1	1				
	•		1		1	-1		r			•		-			
15							8	7	6	5			2	1	0	
	1		F	Res	ı	'	ı	T3_S	SUBM		R	es	'	T	3M	
			r					rw			r			r	w	

Field	Bits	Туре	Description				
Res	31:8	r	Reserved Always read as 0				
T3_SUBM	7:6	rw	Sub-Mode Select Bits 00 _B No Sub-Mode no Sub-Mode enabled 01 _B Mode 1b enables 16-bit Timer triggered by an event. This mode has only an effect with Mode 1 (16-Bit Mode) 10 _B Mode 3b enables two 8-Bit Timers for clock measurement. This Mode has only an effect with Mode 3. 11 _B RES Reserved.				
Res	5:2	r	Reserved Always read as 0				
ТЗМ	1:0	rw	Mode Select Bits 00 _B T3M 13-bit timer 01 _B T3M 16-bit timer 10 _B T3M 8-bit auto-reload timer 11 _B T3M Timer 3 is split into two halves. TL3 is an 8-bit timer controlled by the standard Timer 3 low byte control bits, and TH3 is the other 8-bit timer controlled by the standard Timer 3 high byte control bits.				



19 Capture/Compare Unit 6 (CCU6)

The CCU6 is a high-resolution 16-bit capture and compare unit with application specific modes, mainly for AC drive control. Special operating modes support the control of brushless DC-motors using Hall sensors or Back-EMF detection. Furthermore, block commutation and control mechanisms for multi-phase machines are supported.

It also supports inputs to start several timers synchronously, an important feature in devices with several CCU6 modules.

This chapter is structured as follows:

- Functional description of the CCU6 kernel (see Section 19.2)
 - Introduction (see Section 19.2)
 - Operating T12 (see Section 19.3)
 - Operating T13 (see Section 19.4)
 - Trap handling (see Section 19.5)
 - Multi-Channel mode (see Section 19.6)
 - Hall sensor mode (see Section 19.7)
 - Interrupt handling (see Section 19.10)
 - General module operation (see Section 19.8)
- CCU6 kernel registers description (see Section 19.11.1)
- TLE987xQX implementation specific details (see Section 19.9)

19.1 Feature Set Overview

This section gives an overview over the different building blocks and their main features.

Timer 12 Block Features

- Three capture/compare channels, each channel can be used either as capture or as compare channel
- Generation of a three-phase PWM supported (six outputs, individual signals for high-side and low-side switches)
- 16-bit resolution, maximum count frequency = peripheral clock
- Dead-time control for each channel to avoid short-circuits in the power stage
- Concurrent update of T12 registers
- · Center-aligned and edge-aligned PWM can be generated
- Single-shot mode supported
- Start can be controlled by external events
- · Capability of counting external events
- Multiple interrupt request sources
- · Hysteresis-like control mode

Timer 13 Block Features

- One independent compare channel with one output
- 16-bit resolution, maximum count frequency = peripheral clock
- Concurrent update of T13 registers
- Can be synchronized to T12
- Interrupt generation at period-match and compare-match
- Single-shot mode supported
- Start can be controlled by external events
- Capability of counting external events



Additional Specific Functions

- · Block commutation for brushless DC-drives implemented
- · Position detection via hall-sensor pattern
- Noise filter supported for position input signals
- · Automatic rotational speed measurement and commutation control for block commutation
- Integrated error handling
- Fast emergency stop without CPU load via external signal (CTRAP)
- · Control modes for multi-channel AC-drives
- · Output levels can be selected and adapted to the power stage



19.2 Introduction

The CCU6 unit is made up of a Timer T12 block with three capture/compare channels and a Timer T13 block with one compare channel. The T12 channels can independently generate PWM signals or accept capture triggers, or they can jointly generate control signal patterns to drive DC-motors or inverters.

A rich set of status bits, synchronized updating of parameter values via shadow registers, and flexible generation of interrupt request signals provide efficient software-control.

Note: The capture/compare module itself is referred to as CCU6 (capture/compare unit 6). A capture/compare channel inside this module is referred to as CC6x.

The timer T12 can work in capture and/or compare mode for its three channels. The modes can also be combined (e.g. a channel works in compare mode, whereas another channel works in capture mode). The timer T13 can work in compare mode only. The multi-channel control unit generates output patterns which can be modulated by T12 and/or T13. The modulation sources can be selected and combined for the signal modulation.

19.2.1 Block Diagram




Figure 126 CCU6 Block Diagram



19.3 Operating Timer T12

The timer T12 block is the main unit to generate the 3-phase PWM signals. A 16-bit counter is connected to 3 channel registers via comparators, that generate a signal when the counter contents match one of the channel register contents. A variety of control functions facilitate the adaptation of the T12 structure to different application needs.

Besides the 3-phase PWM generation, the T12 block offers options for individual compare and capture functions, as well as dead-time control and hysteresis-like compare mode.

This section provides information about:

- T12 overview (see Section 19.3.1)
- Counting scheme (see Section 19.3.2)
- Compare modes (see Section 19.3.3)
- Compare mode output path (see Section 19.3.4)
- Capture modes (see Section 19.3.5)
- Shadow transfer (see Section 19.3.6)
- T12 operating mode selection (see Section 19.3.7)




Figure 127 Overview Diagram of the Timer T12 Block



19.3.1 T12 Overview

Figure 128 shows a detailed block diagram of Timer T12. The functions of the timer T12 block are controlled by bits in registers TCTR0, TCTR2, and PISEL0.

Timer T12 receives its input clock (f_{T12}) from the module clock f_{CC6} via a programmable prescaler and an optional 1/256 divider or from an input signal T12HR. These options are controlled via bit fields T12CLK and T12PRE (see **Table 118**). T12 can count up or down, depending on the selected operation mode. A direction flag, CDIR, indicates the current counting direction.




Figure 128 Timer T12 Logic and Period Comparators

Via a comparator, the T12 counter register T12 is connected to a Period Register T12PR. This register determines the maximum count value for T12.

In Edge-Aligned mode, T12 is cleared to $0000_{\rm H}$ after it has reached the period value defined by T12PR. In Center-Aligned mode, the count direction of T12 is set from 'up' to 'down' after it has reached the period value (please note that in this mode, T12 exceeds the period value by one before counting down). In both cases, signal T12_PM (T12 Period Match) is generated. The Period Register receives a new period value from its Shadow Period Register.

A read access to T12PR delivers the current period value at the comparator, whereas a write access targets the Shadow Period Register to prepare another period value. The transfer of a new period value from the Shadow Period Register into the Period Register (see **Section 19.3.6**) is controlled via the 'T12 Shadow Transfer' control signal, T12_ST. The generation of this signal depends on the operating mode and on the shadow transfer enable bit STE12. Providing a shadow register for the period value as well as for other values related to the generation of the PWM signal allows a concurrent update by software for all relevant parameters.



Two further signals indicate whether the counter contents are equal to 0000_H (T12_ZM = zero match) or 0001_H (T12_OM = one match). These signals control the counting and switching behavior of T12.

The basic operating mode of T12, either Edge-Aligned mode (**Figure 129**) or Center-Aligned mode (**Figure 130**), is selected via bit CTM. A Single-Shot control bit, T12SSC, enables an automatic stop of the timer when the current counting period is finished (see **Figure 131** and **Figure 132**).

The start or stop of T12 is controlled by the Run bit T12R that can be modified by bits in register TCTR4. The run bit can be set/cleared by software via the associated set/clear bits T12RS or T12RR, it can be set by a selectable edge of the input signal T12HR (TCTR2.T12RSEL), or it is cleared by hardware according to preselected conditions.

The timer T12 run bit T12R must not be set while the applied T12 period value is zero. Timer T12 can be cleared via control bit T12RES. Setting this write-only bit does only clear the timer contents, but has no further effects, for example, it does not stop the timer.

The generation of the T12 shadow transfer control signal, T12_ST, is enabled via bit STE12. This bit can be set or reset by software indirectly through its associated set/clear control bits T12STR and T12STD.

While Timer T12 is running, write accesses to the count register T12 are not taken into account. If T12 is stopped and the Dead-Time counters are 0, write actions to register T12 are immediately taken into account.

User's Manual 510 Rev. 1.3, 2017-06-27



19.3.2 T12 Counting Scheme

This section describes the clocking and counting capabilities of T12.

19.3.2.1 Clock Selection

In **Timer Mode** (PISEL2.ISCNT12 = 00_B), the input clock f_{T12} of Timer T12 is derived from the internal module clock f_{CC6} through a programmable prescaler and an optional 1/256 divider. The resulting prescaler factors are listed in **Table 118**. The prescaler of T12 is cleared while T12 is not running (TCTR0.T12R = 0) to ensure reproducible timings and delays.

Table 118 Timer T12 Input Frequency Options

T12CLK	Resulting Input Clock f_{T12} Prescaler Off (T12PRE = 0)	Resulting Input Clock f_{T12} Prescaler On (T12PRE = 1)
000 _B	f_{CC6}	f _{CC6} / 256
001 _B	f _{CC6} / 2	f _{CC6} / 512
010 _B	f _{CC6} / 4	f _{CC6} / 1024
011 _B	f _{CC6} / 8	f _{CC6} / 2048
100 _B	f _{CC6} / 16	f _{CC6} / 4096
101 _B	f _{CC6} / 32	f _{CC6} / 8192
110 _B	f _{CC6} / 64	f _{CC6} / 16384
111 _B	f _{CC6} / 128	f _{CC6} / 32768

In Counter Mode, timer T12 counts one step:

- If a 1 is written to TCTR4.T12CNT and PISEL2.ISCNT12 = 01_B
- If a rising edge of input signal T12HR is detected and PISEL2.ISCNT12 = 10_R
- If a falling edge of input signal T12HR is detected and PISEL2.ISCNT12 = 11_B



19.3.2.2 Edge-Aligned / Center-Aligned Mode

In **Edge-Aligned Mode** (CTM = 0), timer T12 is always counting upwards (CDIR = 0). When reaching the value given by the period register (period-match T12_PM), the value of T12 is cleared with the next counting step (saw tooth shape).




Figure 129 T12 Operation in Edge-Aligned Mode

As a result, in Edge-Aligned mode, the timer period is given by:

$$T12_{PER} = \langle Period-Value \rangle + 1; in T12 clocks (f_{T12})$$
(8)

In **Center-Aligned Mode** (CTM = 1), timer T12 is counting upwards or downwards (triangular shape). When reaching the value given by the period register (period-match T12_PM) while counting upwards (CDIR = 0), the counting direction control bit CDIR is changed to downwards (CDIR = 1) with the next counting step.

When reaching the value 0001_H (one-match T12_OM) while counting downwards, the counting direction control bit CDIR is changed to upwards with the next counting step.

As a result, in Center. Aligned mode, the timer period is given by:

$$T12_{PER} = (\langle Period-Value \rangle + 1) \times 2; \text{ in } T12 \text{ clocks } (f_{T12})$$
(9)

- With the next clock event of f_{T12} the count direction is set to counting up (CDIR = 0) when the counter reaches 0001_{H} while counting down.
- With the next clock event of f_{T12} the count direction is set to counting down (CDIR = 1) when the Period-Match is detected while counting up.
- With the next clock event of f_{T12} the counter counts up while CDIR = 0 and it counts down while CDIR = 1.






Figure 130 T12 Operation in Center-Aligned Mode

Note: Bit CDIR changes with the next timer clock event after the one-match or the period-match. Therefore, the timer continues counting in the previous direction for one cycle before actually changing its direction (see **Figure 130**).



19.3.2.3 Single-Shot Mode

In Single-Shot Mode, the timer run bit T12R is cleared by hardware. If bit T12SSC = 1, the timer T12 will stop when the current timer period is finished.

In Edge-Aligned mode, T12R is cleared when the timer becomes zero after having reached the period value (see Figure 131).




Figure 131 Single-Shot Operation in Edge-Aligned Mode

In Center-Aligned mode, the period is finished when the timer has counted down to zero (one clock cycle after the one-match while counting down, see **Figure 132**).




Figure 132 Single-Shot Operation in Center-Aligned Mode



19.3.3 T12 Compare Mode

Associated with Timer T12 are three individual capture/compare channels, that can perform compare or capture operations with regard to the contents of the T12 counter. The capture functions are explained in **Section 19.3.5**.

19.3.3.1 Compare Channels

In Compare Mode (see **Figure 133**), the three individual compare channels CC60 CC61, and CC62 can generate a three-phase PWM pattern.




Figure 133 T12 Channel Comparators

Each compare channel is connected to the T12 counter register via its individual equal-to comparator, generating a match signal when the contents of the counter matches the contents of the associated compare register. Each channel consists of the comparator and a double register structure - the actual compare register CC6xR, feeding the comparator, and an associated shadow register CC6xSR, that is preloaded by software and transferred into the compare register when signal T12 shadow transfer, T12_ST, gets active. Providing a shadow register for the compare value as well as for other values related to the generation of the PWM signal facilitates a concurrent update by software for all relevant parameters of a three-phase PWM.

19.3.3.2 Channel State Bits

Associated with each (compare) channel is a State Bit, CMPSTAT.CC6xST, holding the status of the compare (or capture) operation (see **Figure 134**). In compare mode, the State Bits are modified according to a set of switching rules, depending on the current status of timer T12.






Figure 134 Compare State Bits for Compare Mode

The inputs to the switching rule logic for the CC6xST bits are the timer direction (CDIR), the timer run bit (T12R), the timer T12 zero-match signal (T12_ZM), and the actual individual compare-match signals CM_6x as well as the mode control bits, T12MSEL.MSEL6x.

In addition, each state bit can be set or cleared by software via the appropriate set and reset bits in register CMPMODIF, MCC6xS and MCC6xR. The input signals CCPOSx are used in hysteresis-like compare mode, whereas in normal compare mode, these inputs are ignored.

Note: In Hall Sensor, single shot or capture modes, additional/different rules are taken into account (see related sections).

A compare interrupt event CC6x_R is signaled when a compare match is detected while counting upwards, whereas the compare interrupt event CC6x_F is signaled when a compare match is detected while counting down. The actual setting of a State Bit has no influence on the interrupt generation in compare mode.

A modification of a State Bit CC6xST by the switching rule logic due to a compare action is only possible while Timer T12 is running (T12R = 1). If this is the case, the following switching rules apply for setting and clearing the State Bits in Compare Mode (illustrated in **Figure 135** and **Figure 136**):

A State Bit CC6xST is set to 1:



- with the next T12 clock (f_{T12}) after a compare-match when T12 is counting up (i.e., when the counter is incremented above the compare value);
- with the next T12 clock (f_{T12}) after a zero-match AND a parallel compare-match when T12 is counting up.

A State Bit CC6xST is cleared to 0:

- with the next T12 clock (f_{T12}) after a compare-match when T12 is counting down (i.e., when the counter is decremented below the compare value in center-aligned mode);
- with the next T12 clock (f_{T12}) after a zero-match AND NO parallel compare-match when T12 is counting up.




Figure 135 Compare Operation, Edge-Aligned Mode

Figure 137 illustrates some more examples for compare waveforms. It is important to note that in these examples, it is assumed that some of the compare values are changed while the timer is running. This change is performed via a software preload of the Shadow Register, CC6xSR. The value is transferred to the actual Compare Register CC6xR with the T12 Shadow Transfer signal, T12_ST, that is assumed to be enabled.




Figure 136 Compare Operation, Center-Aligned Mode






Figure 137 Compare Waveform Examples

Example b) illustrates the transition to a duty cycle of 100%. First, a compare value of $0001_{\rm H}$ is used, then changed to $0000_{\rm H}$. Please note that a low pulse with the length of one T12 clock is still produced in the cycle where the new value $0000_{\rm H}$ is in effect; this pulse originates from the previous value $0001_{\rm H}$. In the following timer cycles, the State Bit CC6xST remains at 1, producing a 100% duty cycle signal. In this case, the compare rule 'zero-match AND compare-match' is in effect.

Example f) shows the transition to a duty cycle of 0%. The new compare value is set to <Period-Value> + 1, and the State Bit CC6ST remains cleared.

Figure 138 illustrates an example for the waveforms of all three channels. With the appropriate dead-time control and output modulation, a very efficient 3-phase PWM signal can be generated.






Figure 138 Three-Channel Compare Waveforms



19.3.3.3 Hysteresis-Like Control Mode

The hysteresis-like control mode (T12MSEL.MSEL6x = 1001_B) offers the possibility to switch off the PWM output if the input CCPOSx becomes 0 by clearing the State Bit CC6xST. This can be used as a simple motor control feature by using a comparator indicating, e.g., overcurrent. While CCPOSx = 0, the PWM outputs of the corresponding channel are driving their passive levels, because the setting of bit CC6xST is only possible while CCPOSx = 1.

As long as input CCPOSx is 0, the corresponding State Bit is held 0. When CCPOSx is at high level, the outputs can be in active state and are determined by bit CC6xST (see **Figure 134** for the state bit logic and **Figure 139** for the output paths). The CCPOSx inputs are evaluated with f_{CC6} .

This mode can be used to introduce a timing-related behavior to a hysteresis controller. A standard hysteresis controller detects if a value exceeds a limit and switches its output according to the compare result. Depending on the operating conditions, the switching frequency and the duty cycle are not fixed, but change permanently.

If (outer) time-related control loops based on a hysteresis controller in an inner loop should be implemented, the outer loops show a better behavior if they are synchronized to the inner loops. Therefore, the hysteresis-like mode can be used, that combines timer-related switching with a hysteresis controller behavior. For example, in this mode, an output can be switched on according to a fixed time base, but it is switched off as soon as a falling edge is detected at input CCPOSx.

This mode can also be used for standard PWM with overcurrent protection. As long as there is no low level signal at pin CCPOSx, the output signals are generated in the normal manner as described in the previous sections. Only if input CCPOSx shows a low level, e.g. due to the detection of overcurrent, the outputs are shut off to avoid harmful stress to the system.



19.3.4 Compare Mode Output Path

Figure 139 gives an overview on the signal path from a channel State Bit to its output pin in its simplest form. As illustrated, a user has a variety of controls to determine the desired output signal switching behavior in relation to the current state of the State Bit, CC6xST. Please refer to **Section 19.3.4.3** for details on the output modulation.




Figure 139 Compare Mode Simplified Output Path Diagram

The output path is based on signals that are defined as active or passive. The terms active and passive are not related to output levels, but to internal actions. This mainly applies for the modulation, where T12 and T13 signals are combined with the multi-channel signals and the trap function. The Output level Selection allows the user to define the output level at the output pin for the passive state (inverted level for the active state). It is recommended to configure this block in a way that an external power switch is switched off while the CCU6 delivers an output signal in the passive state.

19.3.4.1 Dead-Time Generation

The generation of (complementary) signals for the high-side and the low-side switches of one power inverter phase is based on the same compare channel. For example, if the high-side switch should be active while the T12 counter value is above the compare value (State Bit = 1), then the low-side switch should be active while the counter value is below the compare value (State Bit = 0).

In most cases, the switching behavior of the connected power switches is not symmetrical concerning the switch-on and switch-off times. A general problem arises if the time for switch-on is smaller than the time for switch-off of the power device. In this case, a short-circuit can occur in the inverter bridge leg, which may damage the complete system. In order to solve this problem by HW, this capture/compare unit contains a programmable Dead-Time Generation Block, that delays the passive to active edge of the switching signals by a programmable time (the active to passive edge is not delayed).

The Dead-Time Generation Block, illustrated in **Figure 140**, is built in a similar way for all three channels of T12. It is controlled by bits in register T12DTC. Any change of a CC6xST State Bit activates the corresponding Dead-Time Counter, that is clocked with the same input clock as T12 (f_{T12}). The length of the dead-time can be programmed by bit field DTM. This value is identical for all three channels. Writing TCTR4.DTRES = 1 sets all dead-times to passive.






Figure 140 Dead-Time Generation Block Diagram

Each of the three dead-time counters has its individual dead-time enable bit, DTEx. An enabled dead-time counter generates a dead-time delaying the passive-to-active edge of the channel output signal. The change in a State Bit CC6xST is not taken into account while the dead-time generation of this channel is currently in progress (active). This avoids an unintentional additional dead-time if a State Bit CC6xST changes too early.

A disabled dead-time counter is always considered as passive and does not delay any edge of CC6xST.

Based on the State Bits CC6xST, the Dead-Time Generation Block outputs a direct signal CC6xST and an inverted signal $\overline{CC6xST}$ for each compare channel, each masked with the effect of the related Dead-Time Counters (waveforms illustrated in Figure 141).






Figure 141 Dead-Time Generation Waveforms

19.3.4.2 State Selection

To support a wide range of power switches and drivers, the state selection offers the flexibility to define when a an output can be active and can be modulated, especially useful for **complementary or multi-phase PWM** signals.

The state selection is based on the signals CC6xST and $\overline{CC6xST}$ delivered by the dead-time generator (see Figure 139). Both signals are never active at the same time, but can be passive at the same time. This happens during the dead-time of each compare channel after a change of the corresponding State Bit CC6xST.

The user can select independently for each output signal CC6xO and COUT6xO if it should be active before or after the compare value has been reached (see register CMPSTAT). With this selection, the active (conducting) phases of complementary power switches in a power inverter bridge leg can be positioned with respect to the compare value (e.g. signal CC6xO can be active before, whereas COUT6xO can be active after the compare value is reached). Like this, the output modulation, the trap logic and the output level selection can be programmed independently for each output signal, although two output signals are referring to the same compare channel.



19.3.4.3 Output Modulation and Level Selection

The last block of the data path is the Output Modulation block. Here, all the modulation sources and the trap functionality are combined and control the actual level of the output pins (controlled by the modulation enable bits T1xMODENy and MCMEN in register MODCTR). The following signal sources can be combined here **for each T12 output signal** (see **Figure 142** for compare channel CC60):

- A T12 related compare signal CC6x_O (for outputs CC6x) or COUT6x_O (for outputs COUT6x) delivered by the T12 block (state selection with dead-time) with an individual enable bit T12MODENy per output signal (y = 0, 2, 4 for outputs CC6x and y = 1, 3, 5 for outputs COUT6x)
- The **T13 related compare signal** CC63_O delivered by the T13 state selection with an individual enable bit T13MODENy per output signal (y = 0, 2, 4 for outputs CC6x and y = 1, 3, 5 for outputs COUT6x)
- A multi-channel output signal MCMPy (y = 0, 2, 4 for outputs CC6x and y = 1, 3, 5 for outputs COUT6x) with a common enable bit MCMEN
- The trap state TRPS with an individual enable bit TRPENy per output signal (y = 0, 2, 4 for outputs CC6x and y = 1, 3, 5 for outputs COUT6x)

If one of the modulation input signals CC6x_O/COUT6x_O, CC63_O, or MCMPy of an output modulation block is enabled and is at passive state, the modulated is also in passive state, regardless of the state of the other signals that are enabled. Only if all enabled signals are in active state the modulated output shows an active state. If no modulation input is enabled, the output is in passive state.

If the Trap State is active (TRPS = 1), then the outputs that are enabled for the trap signal (by TRPENy = 1) are set to the passive state.

The output of each of the modulation control blocks is connected to a level select block that is configured by register PSLR. It offers the option to determine the actual output level of a pin, depending on the state of the output line (decoupling of active/passive state and output polarity) as specified by the Passive State Select bit PSLy. If the modulated output signal is in the passive state, the level specified directly by PSLy is output. If it is in the active state, the inverted level of PSLy is output. This allows the user to adapt the polarity of an active output signal to the connected circuitry.

The PSLy bits have shadow registers to allow for updates without undesired pulses on the output lines. The bits related to CC6x and COUT6x (x = 0, 1, 2) are updated with the T12 shadow transfer signal (T12_ST). A read action returns the actually used values, whereas a write action targets the shadow bits. Providing a shadow register for the PSL value as well as for other values related to the generation of the PWM signal facilitates a concurrent update by software for all relevant parameters.

Figure 142 shows the output modulation structure for compare channel CC60 (output signals CC60 and COUT60). A similar structure is implemented for the other two compare channels CC61 and CC62.

User's Manual 524 Rev. 1.3, 2017-06-27






Figure 142 Output Modulation for Compare Channel CC60



19.3.5 T12 Capture Modes

Each of the three channels of the T12 Block can also be used to capture T12 time information in response to an external signal CC6xIN.

In capture mode, the interrupt event CC6x_R is detected when a rising edge is detected at the input CC6xIN, whereas the interrupt event CC6x_F is detected when a falling edge is detected.

There are a number of different modes for capture operation. In all modes, both of the registers of a channel are used. The selection of the capture modes is done via the T12MSEL.MSEL6x bit fields and can be selected individually for each of the channels.

Table 119 Capture Modes Overview

MSEL6x	Mode	Signal	Active Edge	CC6nSR Stored in	T12 Stored in
0100 _B	1	CC6xIN	Rising	_	CC6xR
		CC6xIN	Falling	_	CC6xSR
0101 _B	2	CC6xIN	Rising	CC6xR	CC6xSR
0110 _B	3	CC6xIN	Falling	CC6xR	CC6xSR
0111 _B	4	CC6xIN	Any	CC6xR	CC6xSR

Figure 143 illustrates Capture Mode 1. When a rising edge (0-to-1 transition) is detected at the corresponding input signal CC6xIN, the current contents of Timer T12 are captured into register CC6xR. When a falling edge (1-to-0 transition) is detected at the input signal CC6xIN, the contents of Timer T12 are captured into register CC6xSR.




Figure 143 Capture Mode 1 Block Diagram

Capture Modes 2, 3 and 4 are shown in Figure 144. They differ only in the active edge causing the capture operation. In each of the three modes, when the selected edge is detected at the corresponding input signal CC6xIN, the current contents of the shadow register CC6xSR are transferred into register CC6xR, and the current Timer T12 contents are captured in register CC6xSR (simultaneous transfer). The active edge is a rising edge of CC6xIN for Capture Mode 2, a falling edge for Mode 3, and both, a rising or a falling edge for Capture Mode 4, as shown in Table 119. These capture modes are very useful in cases where there is little time between two consecutive edges of the input signal.






Figure 144 Capture Modes 2, 3 and 4 Block Diagram

Five further capture modes are called **Multi-Input Capture Modes**, as they use two different external inputs, signal CC6xIN and signal CCPOSx.




Figure 145 Multi-Input Capture Modes Block Diagram



In each of these modes, the current T12 contents are captured in register CC6xR in response to a selected event at signal CC6xIN, and in register CC6xSR in response to a selected event at signal CCPOSx. The possible events can be opposite input transitions, or the same transitions, or any transition at the two inputs. The different options are detailed in **Table 120**.

In each of the various capture modes, the Channel State Bit, CC6xST, is set to 1 when the selected capture trigger event at signal CC6xIN or CCPOSx has occurred. The State Bit is not cleared by hardware, but can be cleared by software.

In addition, appropriate signal lines to the interrupt logic are activated, that can generate an interrupt request to the CPU. Regardless of the selected active edge, all edges detected at signal CC6xIN can lead to the activation of the appropriate interrupt request line (see also **Section 19.10**).

Table 120 Multi-Input Capture Modes Overview

MSEL6x	Mode	Signal	Active Edge	T12 Stored in
1010 _B	5	CC6xIN	Rising	CC6xR
		CCPOSx	Falling	CC6xSR
1011 _B	6	CC6xIN	Falling	CC6xR
		CCPOSx	Rising	CC6xSR
1100 _B	7	CC6xIN	Rising	CC6xR
		CCPOSx	Rising	CC6xSR
1101 _B	8	CC6xIN	Falling	CC6xR
		CCPOSx	Falling	CC6xSR
1110 _B	9	CC6xIN	Any	CC6xR
		CCPOSx	Any	CC6xSR
1111 _B	_	reserved (no capture or compare action)		



19.3.6 T12 Shadow Register Transfer

A special shadow transfer signal (T12_ST) can be generated to facilitate updating the period and compare values of the compare channels CC60, CC61, and CC62 synchronously to the operation of T12. Providing a shadow register for values defining one PWM period facilitates a concurrent update by software for all relevant parameters. The next PWM period can run with a new set of parameters. The generation of this signal is requested by software via bit TCTR0.STE12 (set by writing 1 to the write-only bit TCTR4.T12STR, cleared by writing 1 to the write-only bit TCTR4.T12STD).

Figure 146 shows the shadow register structure and the shadow transfer signals, as well as on the read/write accessibility of the various registers.




Figure 146 T12 Shadow Register Overview



A T12 shadow register transfer takes place (T12_ST active):

- STE12 = 1 and a Period-Match is detected while counting up, or
- STE12 = 1 and a One-Match is detected while counting down

When signal T12_ST is active, a shadow register transfer is triggered with the next cycle of the T12 clock. Bit STE12 is automatically cleared with the shadow register transfer.

19.3.7 Timer T12 Operating Mode Selection

The operating mode for the T12 channels are defined by the bit fields T12MSEL.MSEL6x.

Table 121 T12 Capture/Compare Modes Overview

MSEL6x	Selected Operating Mode
0000 _B ,	Capture/Compare modes switched off
1111 _B	
0001 _B ,	Compare mode, see Section 19.3.3
0010 _B ,	same behavior for all three codings
0011 _B	
01XX _B	Double-Register Capture modes, see Section 19.3.5
1000 _B	Hall Sensor Mode, see Section 19.7
	In order to properly enable this mode, all three MSEL6x fields have to be programmed to Hall
	Sensor mode.
1001 _B	Hysteresis-like compare mode, see Section 19.3.3.3
1010 _B ,	Multi-Input Capture modes, see Section 19.3.5
1011 _B ,	
1100 _B ,	
1101 _B ,	
1110 _B	

The clocking and counting scheme of the timers are controlled by the timer control registers TCTR0 and TCTR2. Specific actions are triggered by write operations to register TCTR4.



19.4 Operating Timer T13

Timer T13 is implemented similarly to Timer T12, but only with one channel in compare mode. A 16-bit up-counter is connected to a channel register via a comparator, that generates a signal when the counter contents match the contents of the channel register. A variety of control functions facilitate the adaptation of the T13 structure to different application needs. In addition, T13 can be started synchronously to timer T12 events.

This section provides information about:

- T13 overview (see Section 19.4.1)
- Counting scheme (see Section 19.4.2)
- Compare mode (see Section 19.4.3)
- Compare output path (see Section 19.4.4)
- Shadow register transfer (see Section 19.4.5)




Figure 147 Overview Diagram of the Timer T13 Block

19.4.1 T13 Overview

Figure 148 shows a detailed block diagram of Timer T13. The functions of the timer T12 block are controlled by bits in registers TCTR0, TCTR2, and PISEL2.

Timer T13 receives its input clock, f_{T13} , from the module clock f_{CC6} via a programmable prescaler and an optional 1/256 divider or from an input signal T13HR. T13 can only count up (similar to the Edge-Aligned mode of T13).

Via a comparator, the timer T13 Counter Register T13 is connected to the Period Register T13PR. This register determines the maximum count value for T13. When T13 reaches the period value, signal T13_PM (T13 Period Match) is generated and T13 is cleared to 0000_H with the next T13 clock edge. The Period Register receives a new period value from its Shadow Period Register, T13PS, that is loaded via software. The transfer of a new period value from the shadow register into T13PR is controlled via the 'T13 Shadow Transfer' control signal, T13_ST. The generation of this signal depends on the associated control bit STE13. Providing a shadow register for the period value as well as for other values related to the generation of the PWM signal facilitates a concurrent update by software for all relevant parameters (refer to **Table 19.4.5**). Another signal indicates whether the counter contents are equal to 0000_H (T13_ZM).

A Single-Shot control bit, T13SSC, enables an automatic stop of the timer when the current counting period is finished (see Figure 150).






Figure 148 T13 Counter Logic and Period Comparators

The start or stop of T13 is controlled by the Run bit, T13R. This control bit can be set by software via the associated set/clear bits T13RS or T13RR in register TCTR4, or it is cleared by hardware according to preselected conditions (single-shot mode).

The timer T13 run bit T13R must not be set while the applied T13 period value is zero. Bit T13R can be set automatically if an event of T12 is detected to synchronize T13 timings to T12 events, e.g. to generate a programmable delay via T13 after an edge of a T12 compare channel before triggering an AD conversion (T13 can trigger ADC conversions).

Timer T13 can be cleared to 0000_H via control bit T13RES. Setting this write-only bit only clears the timer contents, but has no further effects, e.g., it does not stop the timer.

The generation of the T13 shadow transfer control signal, T13_ST, is enabled via bit STE13. This bit can be set or cleared by software indirectly through its associated set/reset control bits T13STR and T13STD.

Two bit fields, T13TEC and T13TED, control the synchronization of T13 to Timer T12 events. T13TEC selects the trigger event, while T13TED determines for which T12 count direction the trigger should be active.

While Timer T13 is running, write accesses to the count register T13 are not taken into account. If T13 is stopped, write actions to register T13 are immediately taken into account.

Note: The T13 Period Register and its associated shadow register are located at the same physical address. A write access to this address targets the Shadow Register, while a read access reads from the actual period register.



19.4.2 T13 Counting Scheme

This section describes the clocking and the counting capabilities of T13.

19.4.2.1 Clock Selection

In **Timer Mode** (PISEL2. ISCNT13 = 00_B), the input clock f_{T13} of Timer T13 is derived from the internal module clock f_{CC6} through a programmable prescaler and an optional 1/256 divider. The resulting prescaler factors are listed in **Table 122**. The prescaler of T13 is cleared while T13 is not running (TCTR0.T13R = 0) to ensure reproducible timings and delays.

Table 122 Timer T13 Input Clock Options

T13CLK	Resulting Input Clock f_{T13} Prescaler Off (T13PRE = 0)	Resulting Input Clock f_{T13} Prescaler On (T13PRE = 1)
000 _B	f_{CC6}	f _{CC6} / 256
001 _B	f _{CC6} / 2	f _{CC6} / 512
010 _B	f _{CC6} / 4	f _{CC6} / 1024
011 _B	f _{CC6} / 8	f _{CC6} / 2048
100 _B	f _{CC6} / 16	f _{CC6} / 4096
101 _B	f _{CC6} / 32	f _{CC6} / 8192
110 _B	f _{CC6} / 64	f _{CC6} / 16384
111 _B	f _{CC6} / 128	f _{CC6} / 32768

In Counter Mode, timer T13 counts one step:

- If a 1 is written to TCTR4.T13CNT and PISEL2.ISCNT13 = 01_B
- If a rising edge of input signal T13HR is detected and PISEL2.ISCNT13 = 10_R
- If a falling edge of input signal T13HR is detected and PISEL2.ISCNT13 = 11_B

19.4.2.2 T13 Counting

The period of the timer is determined by the value in the period Register T13PR according to the following formula:

$$T13_{PER} = \langle Period-Value \rangle + 1; in T13 clocks (f_{T13})$$
(10)

Timer T13 can only count up, comparable to the Edge-Aligned mode of T12. This leads to very simple 'counting rule' for the T13 counter:

• The counter is cleared with the next T13 clock edge if a Period-Match is detected. The counting direction is always upwards.

The behavior of T13 is illustrated in Figure 149.






Figure 149 T13 Counting Sequence

19.4.2.3 Single-Shot Mode

In Single-Shot Mode, the timer run bit T13R is cleared by hardware. If bit T13SSC = 1, the timer T13 will stop when the current timer period is finished.




Figure 150 Single-Shot Operation of Timer T13

19.4.2.4 Synchronization to T12

Timer T13 can be synchronized to a T12 event. Bit fields T13TEC and T13TED select the event that is used to start Timer T13. The selected event sets bit T13R via HW, and T13 starts counting. Combined with the Single-Shot mode, this feature can be used to generate a programmable delay after a T12 event.

Figure 151 shows an example for the synchronization of T13 to a T12 event. Here, the selected event is a compare-match (compare value = 2) while counting up. The clocks of T12 and T13 can be different (other prescaler factor); the figure shows an example in which T13 is clocked with half the frequency of T12.






Figure 151 Synchronization of T13 to T12 Compare Match

Bit field T13TEC selects the trigger event to start T13 (automatic set of T13R for synchronization to T12 compare signals) according to the combinations shown in **Table 123**. Bit field T13TED additionally specifies for which count direction of T12 the selected trigger event should be regarded (see **Table 124**).

Table 123 T12 Trigger Event Selection

T13TEC	Selected Event
000 _B	None
001 _B	T12 Compare Event on Channel 0 (CM_CC60)
010 _B	T12 Compare Event on Channel 1 (CM_CC61)
011 _B	T12 Compare Event on Channel 2 (CM_CC62)
100 _B	T12 Compare Event on any Channel (0, 1, 2)
101 _B	T12 Period-Match (T12_PM)
110 _B	T12 Zero-Match while counting up (T12_ZM and CDIR = 0)
111 _B	Any Hall State Change

Table 124 T12 Trigger Event Additional Specifier

T13TED	Selected Event Specifier
00 _B	Reserved, no action
01 _B	Selected event is active while T12 is counting up (CDIR = 0)
10 _B	Selected event is active while T12 is counting down (CDIR = 1)
11 _B	Selected event is active independently of the count direction of T12



19.4.3 T13 Compare Mode

Associated with Timer T13 is one compare channel, that can perform compare operations with regard to the contents of the T13 counter.

Figure 147 gives an overview on the T13 channel in Compare Mode. The channel is connected to the T13 counter register via an equal-to comparator, generating a compare match signal when the contents of the counter matches the contents of the compare register.

The channel consists of the comparator and a double register structure - the actual compare register, CC63R, feeding the comparator, and an associated shadow register, CC63SR, that is preloaded by software and transferred into the compare register when signal T13 shadow transfer, T13_ST, gets active. Providing a shadow register for the compare value as well as for other values related to the generation of the PWM signal facilitates a concurrent update by software for all relevant parameters.

Associated with the channel is a State Bit, CMPSTAT.CC63ST, holding the status of the compare operation. **Figure 152** gives an overview on the logic for the State Bit.




Figure 152 T13 State Bit Block Diagram

A compare interrupt event CM_63 is signaled when a compare match is detected. The actual setting of a State Bit has no influence on the interrupt generation.

The inputs to the switching rule logic for the CC63ST bit are the timer run bit (T13R), the timer zero-match signal (T13_ZM), and the actual individual compare-match signal CM_63. In addition, the state bit can be set or cleared by software via bits MCC63S and MCC63R in register CMPMODIF.

A modification of the State Bit CC63ST by hardware is only possible while Timer T13 is running (T13R = 1). If this is the case, the following switching rules apply for setting and resetting the State Bit in Compare Mode:

State Bit CC63ST is set to 1

- with the next T13 clock (f_{T13}) after a compare-match (T13 is always counting up) (i.e., when the counter is incremented above the compare value);
- with the next T13 clock (f_{T13}) after a zero-match AND a parallel compare-match.

State Bit CC63ST is cleared to 0

• with the next T13 clock (f_{T13}) after a zero-match AND NO parallel compare-match.






Figure 153 T13 Compare Operation

19.4.4 Compare Mode Output Path

Figure 154 gives an overview on the signal path from the channel State Bit CC63ST to its output pin COUT63. As illustrated, a user can determine the desired output behavior in relation to the current state of CC63ST. Please refer to **Section 19.3.4.3** for detailed information on the output modulation for T12 signals.




Figure 154 Channel 63 Output Path

The output line COUT63_O can generate a T13 PWM at the output pin COUT63. The signal CC63_O can be used to modulate the T12-related output signals with a T13 PWM. In order to decouple COUT63 from the internal modulation, the compare state leading to an active signal can be selected independently by bits T13IM and COUT63PS.

The last block of the data path is the Output Modulation block. Here, the modulation source T13 and the trap functionality are combined and control the actual level of the output pin COUT63 (see **Figure 155**):

- The T13 related compare signal COUT63_O delivered by the T13 state selection with the enable bit MODCTR.ECT13O
- The trap state TRPS with an individual enable bit TRPCTR.TRPEN13

If the modulation input signal COUT63_O is enabled (ECT13O = 1) and is at passive state, the modulated is also in passive state. If the modulation input is not enabled, the output is in passive state.



If the Trap State is active (TRPS = 1), then the output enabled for the trap signal (by TRPEN13 = 1) is set to the passive state.

The output of the modulation control block is connected to a level select block. It offers the option to determine the actual output level of a pin, depending on the state of the output line (decoupling of active/passive state and output polarity) as specified by the Passive State Select bit PSLR.PSL63. If the modulated output signal is in the passive state, the level specified directly by PSL63 is output. If it is in the active state, the inverted level of PSL63 is output. This allows the user to adapt the polarity of an active output signal to the connected circuitry.

The PSL63 bit has a shadow register to allow for updates with the T13 shadow transfer signal (T13_ST) without undesired pulses on the output lines. A read action returns the actually used value, whereas a write action targets the shadow bit. Providing a shadow register for the PSL value as well as for other values related to the generation of the PWM signal facilitates a concurrent update by software for all relevant parameters.




Figure 155 T13 Output Modulation



19.4.5 T13 Shadow Register Transfer

A special shadow transfer signal (T13_ST) can be generated to facilitate updating the period and compare values of the compare channel CC63 synchronously to the operation of T13. Providing a shadow register for values defining one PWM period facilitates a concurrent update by software for all relevant parameters. The next PWM period can run with a new set of parameters. The generation of this signal is requested by software via bit TCTR0.STE13 (set by writing 1 to the write-only bit TCTR4.T13STR, cleared by writing 1 to the write-only bit TCTR4.T13STD).

When signal T13_ST is active, a shadow register transfer is triggered with the next cycle of the T13 clock. Bit STE13 is automatically cleared with the shadow register transfer. A T13 shadow register transfer takes place (T13_ST active):

- while timer T13 is not running (T13R = 0), or
- STE13 = 1 and a Period-Match is detected while T13R = 1




Figure 156 T13 Shadow Register Overview



19.5 Trap Handling

The trap functionality permits the PWM outputs to react on the state of the input signal CTRAP. This functionality can be used to switch off the power devices if the trap input becomes active (e.g. to perform an emergency stop). The trap handling and the effect on the output modulation are controlled by the bits in the trap control register TRPCTR. The trap flags TRPF and TRPS are located in register IS and can be set/cleared by SW by writing to registers ISS and ISR.

Figure 157 gives an overview on the trap function.

The Trap Flag TRPF monitors the trap input and initiates the entry into the Trap State. The Trap State Bit TRPS determines the effect on the outputs and controls the exit of the Trap State.

When a trap condition is detected (CTRAP = 0) and the input is enabled (TRPPEN = 1), both, the Trap Flag TRPF and the Trap State Bit TRPS, are set to 1 (trap state active). The output of the Trap State Bit TRPS leads to the Output Modulation Blocks (for T12 and for T13) and can there deactivate the outputs (set them to the passive state). Individual enable control bits for each of the six T12-related outputs and the T13-related output facilitate a flexible adaptation to the application needs.

There are a number of different ways to exit the Trap State. This offers SW the option to select the best operation for the application. Exiting the Trap State can be done either immediately when the trap condition is removed (CTRAP = 1 or TRPPEN = 0), or under software control, or synchronously to the PWM generated by either Timer T12 or Timer T13.




Figure 157 Trap Logic Block Diagram

Clearing of TRPF is controlled by the mode control bit TRPM2. If TRPM2 = 0, TRPF is automatically cleared by HW when CTRAP returns to the inactive level (CTRAP = 1) or if the trap input is disabled (TRPPEN = 0). When TRPM2 = 1, TRPF must be reset by SW after CTRAP has become inactive.

Clearing of TRPS is controlled by the mode control bits TRPM1 and TRPM0 (located in the Trap Control Register TRPCTR). A reset of TRPS terminates the Trap State and returns to normal operation. There are three options selected by TRPM1 and TRPM0. One is that the Trap State is left immediately when the Trap Flag TRPF is cleared, without any synchronization to timers T12 or T13. The other two options facilitate the synchronization of the termination of the Trap State to the count periods of either Timer T12 or Timer T13. **Figure 158** gives an overview on the associated operation.






Figure 158 Trap State Synchronization (with TRM2 = 0)



19.6 Multi-Channel Mode

The Multi-Channel mode offers the possibility to modulate all six T12-related output signals with one instruction. The bits in bit field MCMOUT.MCMP are used to specify the outputs that may become active. If Multi-Channel mode is enabled (bit MODCTR.MCMEN = 1), only those outputs may become active, that have a 1 at the corresponding bit position in bit field MCMP.

This bit field has its own shadow bit field MCMOUTS.MCMPS, that can be written by software. The transfer of the new value in MCMPS to the bit field MCMP can be triggered by, and synchronized to, T12 or T13 events. This structure permits the software to write the new value, that is then taken into account by the hardware at a well-defined moment and synchronized to a PWM signal. This avoids unintended pulses due to unsynchronized modulation sources.




Figure 159 Multi-Channel Mode Block Diagram

Figure 159 shows the functional blocks for the Multi-Channel operation, controlled by bit fields in register MCMCTR. The event that triggers the update of bit field MCMP is chosen by SWSEL. In order to synchronize the update of MCMP to a PWM generated by T12 or T13, bit field SWSYN allows the selection of the synchronization event leading to the transfer from MCMPS to MCMP. Due to this structure, an update takes place with a new PWM period. A reminder flag R is set when the selected switching event occurs (the event is not necessarily synchronous to the modulating PWM), and is cleared when the transfer takes place. This flag can be monitored by software to check for the status of this logic block. If the shadow transfer from MCMPS to MCMP takes place, bit IS.STR becomes set and an interrupt can be generated.

In addition to the Multi-Channel shadow transfer event MCM_ST, the shadow transfers for T12 (T12_ST) and T13 (T13_ST) can be generated to allow concurrent updates of applied duty cycles for T12 and/or T13 modulation and Multi-Channel patterns.

If it is explicitly desired, the update takes place immediately with the occurrence of the selected event when the direct synchronization mode is selected. The update can also be requested by software by writing to bit field



MCMPS with the shadow transfer request bit STRMCM = 1. The option to trigger an update by SW is possible for all settings of SWSEL.

By using the direct mode and bit STRMCM = 1, the update takes place completely under software control.

Table 125 Multi-Channel Mode Switching Event Selection

SWSEL	Selected Event (see register MCMCTR)					
000 _B	No automatic event detection					
001 _B	Correct Hall Event (CM_CHE) detected at input signals CCPOSx without additional delay					
010 _B	T13 Period-Match (T13_PM)					
011 _B	T12 One-Match while counting down (T12_OM and CDIR = 1)					
T12 Compare Channel 1 Event while counting up (CM_61 and CDIR = 0) to support the delay function by CC61 for block commutation mode.						
101 _B	T12 Period-Match while counting up (T12_PM and CDIR = 0)					
110 _B , 111 _B	Reserved, no action					

Table 126 Multi-Channel Mode Switching Synchronization

SWSYN	Synchronization Event (see register MCMCTR) Direct Mode: the trigger event directly causes the shadow transfer					
00 _B						
01 _B	T13 Zero-Match (T13_ZM), the MCM shadow transfer is synchronized to a T13 PWM					
10 _B	T12 Zero-Match (T12_ZM), the MCM shadow transfer is synchronized to a T12 PWM					
11 _B	Reserved, no action					

User's Manual 543 Rev. 1.3, 2017-06-27



19.7 Hall Sensor Mode

For Brushless DC-Motors in block commutation mode, the Multi-Channel Mode has been introduced to provide efficient means for switching pattern generation. These patterns need to be output in relation to the angular position of the motor. For this, usually Hall sensors or Back-EMF sensing are used to determine the angular rotor position. The CCU6 provides three inputs, CCPOS0, CCPOS1, and CCPOS2, that can be used as inputs for the Hall sensors or the Back-EMF detection signals.

There is a strong correlation between the motor position and the output modulation pattern. When a certain position of the motor has been reached, indicated by the sampled Hall sensor inputs (the Hall pattern), the next, pre-determined Multi-Channel Modulation pattern has to be output. Because of different machine types, the modulation pattern for driving the motor can vary. Therefore, it is wishful to have a wide flexibility in defining the correlation between the Hall pattern and the corresponding Modulation pattern. Furthermore, a hardware mechanism significantly reduces the CPU for block-commutation.

The CCU6 offers the flexibility by having a register containing the currently assumed Hall pattern (CURH), the next expected Hall pattern (EXPH) and the corresponding output pattern (MCMP). A new Modulation pattern is output when the sampled Hall inputs match the expected ones (EXPH). To detect the next rotation phase (segment for block commutation), the CCU6 monitors the Hall inputs for changes. When the next expected Hall pattern is detected, the next corresponding Modulation pattern is output.

To increase for noise immunity (to a certain extend), the CCU6 offers the possibility to introduce a sampling delay for the Hall inputs. Some changes of the Hall inputs are not leading to the expected Hall pattern, because they are only short spikes due to noise. The Hall pattern compare logic compares the Hall inputs to the next expected pattern and also to the currently assumed pattern to filter out spikes.

For the Hall and Modulation output patterns, a double-register structure is implemented. While register MCMOUT holds the actually used values, its shadow register MCMOUTS can be loaded by software from a pre-defined table, holding the appropriate Hall and Modulation patterns for the given motor control.

A transfer from the shadow register into register MCMOUT can take place when a correct Hall pattern change is detected. Software can then load the next values into register MCMOUTS. It is also possible by software to force a transfer from MCMOUTS into MCMOUT.

Note: The Hall input signals CCPOSx and the CURH and EXPH bit fields are arranged in the following order:

CCPOS0 corresponds to CURH.0 (LSB) and EXPH.0 (LSB)

CCPOS1 corresponds to CURH.1 and EXPH.1

CCPOS2 corresponds to CURH.2 (MSB) and EXPH.2 (MSB)

19.7.1 Hall Pattern Evaluation

The Hall sensor inputs CCPOSx can be permanently monitored via an edge detection block (with the module clock f_{CC6}). In order to suppress spikes on the Hall inputs due to noise in rugged inverter environment, two optional noise filtering methods are supported by the Hall logic (both methods can be combined).

- Noise filtering with delay:
 - For this function, the mode control bit fields MSEL6x for all T12 compare channels must be programmed to 1000_B and DBYP = 0. The selected event triggers Dead-Time Counter 0 to generate a programmable delay (defined by bit field DTM). When the delay has elapsed, the evaluation signal HCRDY becomes activated. Output modulation with T12 PWM signals is not possible in this mode.
- Noise filtering by synchronization to PWM:
 The Hall inputs are not permanently monitored by the edge detection block, but samples are taken only at defined points in time during a PWM period. This can be used to sample the Hall inputs when the switching noise (due to PWM) does not disturb the Hall input signals.

If neither the delay function of Dead-Time Counter 0 is not used for the Hall pattern evaluation nor the Hall mode for Brushless DC-Drive control is enabled, the timer T12 block is available for PWM generation and output modulation.






Figure 160 Hall Pattern Evaluation

If the evaluation signal HCRDY (Hall Compare Ready, see Figure 161) becomes activated, the Hall inputs are sampled and the Hall compare logic starts the evaluation of the Hall inputs.

Figure 160 illustrates the events for Hall pattern evaluation and the noise filter logic, Table 127 summarizes the selectable trigger input signals.

Table 127 Hall Sensor Mode Trigger Event Selection

HSYNC	Selected Event (see register T12MSEL)					
000 _B	Any edge at any of the inputs CCPOSx, independent from any PWM signal (permanent check).					
001 _B	A T13 Compare-Match (CM_63).					
010 _B	A T13 Period-Match (T13_PM).					
011 _B	Hall sampling triggered by HW sources is switched off.					
100 _B	A T12 Period-Match while counting up (T12_PM and CDIR = 0).					
101 _B	A T12 One-Match while counting down (T12_OM and CDIR = 1).					
110 _B	A T12 Compare-Match of compare channel CC61 while counting up (CM_61 and CDIR = 0).					
111 _B	A T12 Compare-Match of compare channel CC61 while counting down (CM_61 and CDIR = 1).					



19.7.2 Hall Pattern Compare Logic

Figure 161 gives an overview on the double-register structure and the pattern compare logic. Software writes the next modulation pattern (MCMPS) and the corresponding current (CURHS) and expected (EXPHS) Hall patterns into the shadow register MCMOUTS. Register MCMOUT holds the actually used values CURH and EXPH. The modulation pattern MCMP is provided to the T12 Output Modulation block. The current (CURH) and expected (EXPH) Hall patterns are compared to the sampled Hall sensor inputs (visible in register CMPSTAT). Sampling of the inputs and the evaluation of the comparator outputs is triggered by the evaluation signal HCRDY (Hall Compare Ready), that is detailed in the next section.




Figure 161 Hall Pattern Compare Logic

- If the sampled Hall pattern matches the value programmed in CURH, the detected transition was a spike (no Hall event) and no further actions are necessary.
- If the sampled Hall pattern matches the value programmed in EXPH, the detected transition was the expected event (correct Hall event CM_CHE) and the MCMP value has to change.
- If the sampled Hall pattern matches neither CURH nor EXPH, the transition was due to a major error (wrong Hall event CM CWE) and can lead to an emergency shut down (IDLE).

At every correct Hall event (CM_CHE), the next Hall patterns are transferred from the shadow register MCMOUTS into MCMOUT (Hall pattern shadow transfer HP_ST), and a new Hall pattern with its corresponding output pattern can be loaded (e.g. from a predefined table in memory) by software into MCMOUTS. For the Modulation patterns, signal MCM_ST is used to trigger the transfer.

Loading this shadow register can also be done by writing MCMOUTS.STRHP = 1 (for EXPH and CURH) or MCMOUTS.STRMCMP = 1 (for MCMP).



19.7.3 Hall Mode Flags

Depending on the Hall pattern compare operation, a number of flags are set in order to indicate the status of the module and to trigger further actions and interrupt requests.

Flag IS.CHE (Correct Hall Event) is set by signal CM_CHE when the sampled Hall pattern matches the expected one (EXPH). This flag can also be set by SW by setting bit ISS.SCHE = 1. If enabled by bit IEN.ENCHE = 1, the set signal for CHE can also generate an interrupt request to the CPU. Bit field INP.INPCHE defines which service request output becomes activated in case of an interrupt request. To clear flag CHE, SW needs to write ISR.RCHE = 1.

Flag IS.WHE indicates a Wrong Hall Event. Its handling for flag setting and resetting as well as interrupt request generation are similar to the mechanism for flag CHE.

The implementation of flag STR is done in the same way as for CHE and WHE. This flag is set by HW by the shadow transfer signal MCM_ST (see also **Figure 159**).

Please note that for flags CHE, WHE, and STR, the interrupt request generation is triggered by the set signal for the flag. That means, a request can be generated even if the flag is already set. There is no need to clear the flag in order to enable further interrupt requests.

The implementation for the IDLE flag is different. It is set by HW through signal CM_WHE if enabled by bit ENIDLE. Software can also set the flag via bit SIDLE. As long as bit IDLE is set, the modulation pattern field MCMP is cleared to force the outputs to the passive state. Flag IDLE must be cleared by software by writing RIDLE = 1 in order to return to normal operation. To fully restart from IDLE mode, the transfer requests for the bit fields in register MCMOUTS to register MCMOUT have to be initiated by software via bits STRMCM and STRHP in register MCMOUTS. In this way, the release from IDLE mode is under software control, but can be performed synchronously to the PWM signal.




Figure 162 Hall Mode Flags



19.7.4 Hall Mode for Brushless DC-Motor Control

The CCU6 provides a mode for the Timer T12 Block especially targeted for convenient control of block commutation patterns for Brushless DC-Motors. This mode is selected by setting all T12MSEL.MSEL6x bit fields of the three T12 Channels to 1000_B .

In this mode, illustrated in **Figure 163**, channel CC60 is placed in capture mode to measure the time elapsed between the last two correct Hall events, channel CC61 in compare mode to provide a programmable phase delay between the Hall event and the application of a new PWM output pattern, and channel CC62 also in compare mode as first time-out criterion. A second time-out criterion can be built by the T12 period match event.




Figure 163 T12 Block in Hall Sensor Mode

The signal CM_CHE from the Hall compare logic is used to transfer the new compare values from the shadow registers CC6xSR into the actual compare registers CC6xR, performs the shadow transfer for the T12 period register, to capture the current T12 contents into register CC60R, and to clear T12.

Note: In this mode, the shadow transfer signal T12_ST is not generated. Not all shadow bits, such as the PSLy bits, will be transferred to their main registers. To program the main registers, SW needs to write to these registers while Timer T12 is stopped. In this case, a SW write actualizes both registers.






Figure 164 Brushless DC-Motor Control Example (all MSEL6x = 1000_B)

After the detection of an expected Hall pattern (CM_CHE active), the T12 count value is captured into channel CC60 (representing the actual rotor speed by measuring the elapsed time between the last two correct Hall events), and T12 is reset. When the timer reaches the compare value in channel CC61, the next multi-channel state is switched by triggering the shadow transfer of bit field MCMP (if enabled in bit field SWEN). This trigger event can be combined with the synchronization of the next multi-channel state to the PWM source (to avoid spikes on the output lines, see Section 19.6). This compare function of channel CC61 can be used as a phase delay from the position sensor input signals to the switching of the output signals, that is necessary if a sensorless back-EMF technique or Hall sensors are used. The compare value in channel CC62 can be used as a time-out trigger (interrupt), indicating that the actual motor speed is far below the desired destination value. An abnormal load change can be detected with this feature and PWM generation can be disabled.



19.8 General Module Operation

This section provides information about the:

Input selection (see Section 19.8.1)

19.8.1 Input Selection

Each CCU6 input signal can be selected from a vector of four or eight possible inputs by programming the port input select registers PISEL0 and PISEL2. This permits to adapt the pin functionality of the device to the application requirements.

The output pins for the module output signals are chosen in the ports.

Note: All functional inputs of the CCU6 are synchronized to $f_{\rm CC6}$ before they affect the module internal logic. The resulting delay of $2/f_{\rm CC6}$ and for asynchronous signals an additional uncertainty of $1/f_{\rm CC6}$ have to be taken into account for precise timing calculation. An edge of an input signal can only be correctly detected if the high phase and the low phase of the input signal are both longer than $1/f_{\rm CC6}$.

19.9 Module Interfaces

This section describes the CCU6 module interfaces with the clock control, port connections, interrupt control, and address decoding.

19.9.1 Interfaces of the CCU6 Module

An overview of the CCU6 kernel I/O interface is shown in Figure 165.

The interrupt lines of the CCU6 are connected to the CPU interrupt controller via the SCU. An interrupt pulse can be generated at one of the four interrupt output lines SRCx (x=0 to 4) of the module. More than one CCU6 interrupt source can be connected to each CCU6 interrupt line.

The General Purpose IO (GPIO) Ports provide the interface from the CCU6 to the external world. Please refer to **Chapter 15** for Port implementation details.

The CCU6 kernel is clocked on PCLK frequency where $f_{\text{CCU}} = f_{\text{PCLK}}$.

Debug Suspend of Timers

The timers of CCU6, T12 and T13, can be suspended immediately when Debug Mode enters Monitor Mode and has the Debug-Suspend signal activated – provided the respective timer suspend bits, T12SUSP and T13SUSP (in SCU SFR MODSUSP), are set. When suspended, the respective timer stops and its PWM outputs enabled for the trap condition (TRPCTR.TRPENx = 1) are set to respective passive levels (similar to TRAP state). In addition, all CCU6 inputs are frozen. Refer to SCU Chapter 7.9.

Flexible Peripheral Management (Kernel Clock Gating) of CCU6

When not in use, the CCU6 kernel may be disabled where the kernel clock input is gated. When the PMCON1.CCU_DIS request bit is set, both T12 and T13 are immediately stopped and PWM outputs enabled for the trap condition (TRPCTR.TRPENx = 1) are set to respective passive levels (similar to TRAP state). In addition, all CCU6 inputs are frozen. Finally, the kernel clock input is gated. Refer to SCU Chapter 7.8.

The following figure shows all interrupt and interface signals and GPIO interface associated with the CCU6 module kernel.






Figure 165 Interconnections of the CCU6 Module



19.10 Interrupt Handling

This section describes the interrupt handling of the CCU6 module.

19.10.1 Interrupt Structure

The HW interrupt event or the SW setting of the corresponding interrupt set bit (in register ISS) sets the event indication flags (in register IS) and can trigger the interrupt generation. The interrupt pulse is generated independently from the interrupt status flag in register IS (it is not necessary to clear the related status bit to be able to generate another interrupt). The interrupt flag can be cleared by SW by writing to the corresponding bit in register ISR.

If enabled by the related interrupt enable bit in register IEN, an interrupt pulse can be generated on one of the four service request outputs (SR0 to SR3) of the module. If more than one interrupt source is connected to the same interrupt node pointer (in register INP), the requests are logically OR-combined to one common service request output (see Figure 166).




Figure 166 General Interrupt Structure

The available interrupt events in the CCU6 are shown in Figure 167.






Figure 167 Interrupt Sources and Events



19.11 Register Definition

19.11.1 CCU6 Register Description

All CCU6 kernel register names described in this section will be referenced in other parts of this specification with the module name prefix "CCU6_".

Note: If a hardware and a software request to modify a bit occur simultaneously, the software wins.

Table 128 Registers Overview

- ubic i_c itegic							
Register Short Name	Register Long Name	Description see					
System Registers		1					
PISEL0	Port Input Select Register 0	Page 555					
PISEL2	PISEL2 Port Input Select Register 2						
Timer T12 Registe	ers	<u> </u>					
T12	Timer T12 Counter Register	Page 561					
T12PR	Timer T12 Period Register	Page 562					
CC6xR	Capture/Compare Register for Channel CC6x	Page 563					
CC6xSR	Compare Shadow Register for Channel CC6x	Page 564					
T12DTC	Timer T12 Dead-Time Control Register	Page 565					
Timer T13 Registe	ers	<u>'</u>					
T13	Timer T13 Counter Register	Page 566					
T13PR	Timer T13 Period Register	Page 567					
CC63R	Capture/Compare Register for Channel CC63	Page 567					
CC63SR	Page 568						
CCU6 Control Rec	gisters	•					
CMPSTAT	Compare State Register	Page 569					
CMPMODIF	Compare State Modification Register	Page 571					
T12MSEL	Capture/Compare T12 Mode Select Register	Page 559					
TCTR0	Timer Control Register 0	Page 573					
TCTR2	Timer Control Register 2						
TCTR4	Timer Control Register 4	Page 578					
Modulation Contr	ol Registers	·					
MODCTR	Modulation Control Register	Page 580					
TRPCTR	Trap Control Register	Page 582					
PSLR	Passive State Level Register	Page 584					
MCMOUTS	Multi-Channel Mode Output Shadow Register	Page 585					
MCMOUT	Multi-Channel Mode Output Register	Page 587					
MCMCTR	Multi-Channel Mode Control Register	Page 589					
Interrupt Control	Registers	<u>, </u>					
IS	Capture/Compare Interrupt Status Register	Page 591					
ISS	Capture/Compare Interrupt Status Set Register	Page 593					
ISR	Capture/Compare Interrupt Status Reset Register	Page 595					
•	1						




Table 128 Registers Overview (cont'd)

Register Short Name	Register Long Name	Description see
IEN	Capture/Compare Interrupt Enable Register	Page 597
INP	Capture/Compare Interrupt Node Pointer Register	Page 600

19.11.1.1 System Registers

Registers PISEL0 and PISEL2 contain bit fields that select the actual input port/signal for the module inputs. This permits the adaptation of the pin functionality of the device to the application's requirements. The output pins are chosen according to the registers in the ports.

PISEL0



Field	Bits	Type	Description		
ISCC60	1:0	rw	Input Select for CC60 This bit field defines the port pin that is used for the CC60 capture input signal. 00 _B The input pin for CC60_0. 01 _B The input pin for CC60_1. 10 _B Reserved 11 _B Reserved		
ISCC61	3:2	rw	Input Select for CC61 This bit field defines the port pin that is used for the CC61 capture input signal. 00 _B The input pin for CC61_0. 01 _B Reserved 10 _B Reserved 11 _B Reserved		
ISCC62	5:4	rw	Input Select for CC62 This bit field defines the port pin that is used for the CC62 capture input signal. 00 _B The input pin for CC62_0. 01 _B The input pin for CC62_1. 10 _B The input pin for CC62_2. 11 _B Reserved		



Field	Bits	Type	Description
ISTRP	7:6	rw	Input Select for CTRAP This bit field defines the port pin that is used for the CTRAP input signal. 00 _B The input pin for CTRAP_0. 01 _B The input pin for CTRAP_1. 10 _B Reserved 11 _B Reserved
ISPOS0	9:8	rw	Input Select for CCPOS0 This bit field defines the port pin that is used for the CCPOS0 input signal. 00 _B Reserved 01 _B The input pin for CCPOS0_1. 10 _B The input pin for CCPOS0_2. 11 _B The input pin for CCPOS0_3 if BEMFC_CTRL_STS.CCPOS_INSEL = 0. 11 _B BEMF Comparator if BEMFC_CTRL_STS.CCPOS_INSEL = 1.
ISPOS1	11:10	rw	Input Select for CCPOS1 This bit field defines the port pin that is used for the CCPOS1 input signal. 00 _B The input pin for CCPOS1_0. 01 _B The input pin for CCPOS1_1. 10 _B The input pin for CCPOS1_2. 11 _B Reserved if BEMFC_CTRL_STS.CCPOS_INSEL = 0. 11 _B BEMF Comparator if BEMFC_CTRL_STS.CCPOS_INSEL = 1.
ISPOS2	13:12	rw	Input Select for CCPOS2 This bit field defines the port pin that is used for the CCPOS2 input signal. 00 _B Reserved 01 _B The input pin for CCPOS2_1. 10 _B The input pin for CCPOS2_2. 11 _B The input pin for CCPOS2_3 if BEMFC_CTRL_STS.CCPOS_INSEL = 0. 11 _B BEMF Comparator if BEMFC_CTRL_STS.CCPOS_INSEL = 1.
IST12HR	15:14	rw	Input Select for T12HR This bit field defines the input signal used as T12HR input. 00 _B Either signal T12HRA (if T12EXT = 0) or T12HRE (if T12EXT = 1) is selected. 01 _B Either signal T12HRB (if T12EXT = 0) or T12HRF (if T12EXT = 1) is selected. 10 _B Either signal T12HRC (if T12EXT = 0) or T12HRG (if T12EXT = 1) is selected. 11 _B Either signal T12HRD (if T12EXT = 0) or T12HRH (if T12EXT = 1) is selected.



PISEL2

Port Input Select Register 2			2	(7	4 _H)		Res	et Value: 00 _H
	7	6	5	4	3	2	1	0
	T13EXT	T12EXT	ISC	NT13	ISCI	NT12	IST1	3HR
	rw	rw		rw	r	W	r	W

Field	Bits	Type	Description		
IST13HR	1:0 rw lr T 0 0 1		Input Select for T13HR This bit field defines the input signal used as T13HR input. 00 _B Either signal T13HRA (if T13EXT = 0) or T13HRE (if T13EXT = 1) is selected. 01 _B Either signal T13HRB (if T13EXT = 0) or T13HRF (if T13EXT = 1) is selected. 10 _B Either signal T13HRC (if T13EXT = 0) or T13HRG (if T13EXT = 1) is selected. 11 _B Either signal T13HRD (if T13EXT = 0) or T13HRH (if T13EXT = 1) is selected.		
ISCNT12	3:2	rw	Input Select for T12 Counting Input This bit field defines the input event leading to a counting action of T12. 00 _B The T12 prescaler generates the counting events. Bit		
ISCNT13	5:4	rw	Input Select for T13 Counting Input This bit field defines the input event leading to a counting action of T13. 00 _B The T13 prescaler generates the counting events. Bit TCTR4.T13CNT is not taken into account. 01 _B Bit TCTR4.T13CNT written with 1 is a counting event. The T13 prescaler is not taken into account. 10 _B The timer T13 is counting each rising edge detected in the selected T13HR signal. 11 _B The timer T13 is counting each falling edge detected in the selected T13HR signal.		
T12EXT	6	rw	Extension for T12HR Inputs This bit extends the 2-bit field IST12HR. 0 _B One of the signals T12HR[D:A] is selected. 1 _B One of the signals T12HR[H:E] is selected.		
T13EXT	7	rw	Extension for T13HR Inputs This bit extends the 2-bit field IST13HR. 0 _B One of the signals T13HR[D:A] is selected. 1 _B One of the signals T13HR[H:E] is selected.		



19.11.2 Timer 12 - Related Registers

The generation of the patterns for a 3-channel PWM is based on timer T12. The registers related to timer T12 can be concurrently updated (with well-defined conditions) in order to ensure consistency of the three PWM channels. Timer T12 supports capture and compare modes, which can be independently selected for the three channels CC60, CC61, and CC62.

Register T12MSEL contains control bits to select the capture/compare functionality of the three channels of timer T12. **Table 129**, **Table 130** and **Table 131** define and elaborate some of the capture/compare modes selectable. Refer to the following register description for the selection.

Table 129 Double-Register Capture Modes

Descrip	tion
0100	The contents of T12 are stored in CC6nR after a rising edge and in CC6nSR after a falling edge on the input pin CC6n.
0101	The value stored in CC6nSR is copied to CC6nR after a rising edge on the input pin CC6n. The actual timer value of T12 is simultaneously stored in the shadow register CC6nSR. This feature is useful for time measurements between consecutive rising edges on pins CC6n. COUT6n is I/O.
0110	The value stored in CC6nSR is copied to CC6nR after a falling edge on the input pin CC6n. The actual timer value of T12 is simultaneously stored in the shadow register CC6nSR. This feature is useful for time measurements between consecutive falling edges on pins CC6n. COUT6n is I/O.
0111	The value stored in CC6nSR is copied to CC6nR after any edge on the input pin CC6n. The actual timer value of T12 is simultaneously stored in the shadow register CC6nSR. This feature is useful for time measurements between consecutive edges on pins CC6n. COUT6n is I/O.

Table 130 Combined T12 Modes

Descrip	tion
1000	Hall Sensor mode: Capture mode for channel 0, compare mode for channels 1 and 2. The contents of T12 are captured into CC60 at a valid hall event (which is a reference to the actual speed). CC61 can be used for a phase delay function between hall event and output switching. CC62 can act as a time-out trigger if the expected hall event comes too late. The value 1000 _B must be programmed to MSEL0, MSEL1 and MSEL2 if the hall signals are used. In this mode, the contents of timer T12 are captured in CC60 and T12 is reset after the detection of a valid hall event. In order to avoid noise effects, the dead-time counter channel 0 is started after an edge has been detected at the hall inputs. On reaching the value of 000001 _B , the hall inputs are sampled and the pattern comparison is done.
1001	Hysteresis-like control mode with dead-time generation: The negative edge of the CCPOSx input signal is used to reset bit CC6nST. As a result, the output signals can be switched to passive state immediately and switch back to active state (with dead-time) if the CCPOSx is high and the bit CC6nST is set by a compare event.



Table 131 Multi-Input Capture Modes

Descrip	tion
1010	The timer value of T12 is stored in CC6nR after a rising edge at the input pin CC6n. The timer value of T12 is stored in CC6nSR after a falling edge at the input pin CCPOSx.
1011	The timer value of T12 is stored in CC6nR after a falling edge at the input pin CC6n. The timer value of T12 is stored in CC6nSR after a rising edge at the input pin CCPOSx.
1100	The timer value of T12 is stored in CC6nR after a rising edge at the input pin CC6n. The timer value of T12 is stored in CC6nSR after a rising edge at the input pin CCPOSx.
1101	The timer value of T12 is stored in CC6nR after a falling edge at the input pin CC6n. The timer value of T12 is stored in CC6nSR after a falling edge at the input pin CCPOSx.
1110	The timer value of T12 is stored in CC6nR after any edge at the input pin CC6n. The timer value of T12 is stored in CC6nSR after any edge at the input pin CCPOSx.
11111	reserved (no capture or compare action)

15	14	13	12	11	10	9	8
D BYP	HSYNC				MSE	L62	
rw		rw			n.	V	1
7	6	5	4	3	2	1	0

Field	Bits	Туре	Description
MSEL60, MSEL61	3:0, 7:4	rw	Capture/Compare Mode Selection
			These bit fields select the operating mode of the three timer T12 capture/compare channels. Each channel (n = 0, 1, 2) can be
			programmed individually either for compare or capture operation according to:
			0000 _B Compare outputs disabled, pins CC6n and COUT6n can be used for I/O. No capture action.
			0001 _B Compare output on pin CC6n, pin COUT6n can be used for I/O. No capture action.
			0010 _B Compare output on pin COUT6n, pin CC6n can be used for I/O. No capture action.
			0011 _B Compare output on pins COUT6n and CC6n.
			01XX _B Double-Register Capture modes, see Table 129 .
			1000 _B Hall Sensor mode, see Table 130 . In order to enable the hall edge detection, all three MSEL6x must be programmed to Hall Sensor mode.
			1001 _B Hysteresis-like mode, see Table 130 .
			101X _B Multi-Input Capture modes, see Table 131 .
			11XX _B Multi-Input Capture modes, see Table 131 .



Field	Bits	Туре	Description
MSEL62	11:8	rw	Capture/Compare Mode Selection These bit fields select the operating mode of the three timer T12 capture/compare channels. Each channel (n = 0, 1, 2) can be programmed individually either for compare or capture operation according to: 0000 _B Compare outputs disabled, pins CC6n and COUT6n can be used for I/O. No capture action. 0001 _B Compare output on pin CC6n, pin COUT6n can be used for I/O. No capture action. 0010 _B Compare output on pin COUT6n, pin CC6n can be used for I/O. No capture action. 0011 _B Compare output on pins COUT6n and CC6n. 01XX _B Double-Register Capture modes, see Table 129. 1000 _B Hall Sensor mode, see Table 130. In order to enable the hall edge detection, all three MSEL6x must be programmed to Hall Sensor mode. 1001 _B Hysteresis-like mode, see Table 130. 101X _B Multi-Input Capture modes, see Table 131.
HSYNC	14:12	rw	 Hall Synchronization Bit field HSYNC defines the source for the sampling of the Hall input pattern and the comparison to the current and the expected Hall pattern bit fields. In all modes, a trigger by software by writing a 1 to bit SWHC is possible. 000_B Any edge at one of the inputs CCPOSx (x = 0, 1, 2) triggers the sampling. 001_B A T13 compare-match triggers the sampling. 010_B A T13 period-match triggers the sampling. 011_B The Hall sampling triggered by hardware sources is switched off. 100_B A T12 period-match (while counting up) triggers the sampling. 101_B A T12 cone-match (while counting down) triggers the sampling. 110_B A T12 compare-match of channel 1 (while counting up) triggers the sampling. 111_B A T12 compare-match of channel 1 (while counting down) triggers the sampling.
DBYP	15	rw	Delay Bypass Bit DBYP defines if the source signal for the sampling of the Hall input pattern (selected by HSYNC) uses the dead-time counter DTC0 of timer T12 as additional delay or if the delay is bypassed. O _B The delay bypass is not active. The dead-time counter DTC0 is generating a delay after the source signal becomes active. 1 _B The delay bypass is active. The dead-time counter DTC0 is not used by the sampling of the Hall pattern.

0



7

6

5

Capture/Compare Unit 6 (CCU6)

1

Register T12 represents the counting value of timer T12. It can only be written while the timer T12 is stopped. Write actions while T12 is running are not taken into account. Register T12 can always be read by software. In edge-aligned mode, T12 only counts up, whereas in center-aligned mode, T12 can count up and down.

T12
Timer T12 Counter Register (78_H) Reset Value: 00_H

15 14 13 12 11 10 9 8

T12CV

3

4

2

Field Bits Type Description

T12CV 15:0 rwh Timer T12 Counter Value
This register represents the 16-bit counter value of timer T12.

T12CV

Note: While timer T12 is stopped, the internal clock divider is reset in order to ensure reproducible timings and delays.

Note: The timer period, compare values, passive state selects bits and passive levels bits for both timers are written to shadow registers and not directly to the actual registers. Thus, the values for a new output signal can be programmed without disturbing the currently generated signal(s). The transfer from the shadow registers to the actual registers is enabled by setting the respective shadow transfer enable bit STEx. If the transfer is enabled, the shadow registers are copied to the respective registers as soon as the associated timer reaches the value zero the next time (being cleared in edge-aligned mode or counting down from 1 in center-aligned mode). When timer T12 is operating in center-aligned mode, it will also copy the registers (if enabled by STE12) if it reaches the currently programmed period value (counting up). When a timer is stopped (TxR = 0), the shadow transfer takes place immediately if the corresponding bit STEx is set.

After the transfer, the respective bit STEx is cleared automatically.



Register T12PR contains the period value for timer T12. The period value is compared to the actual counter value of T12 and the resulting counter actions depend on the defined counting rules. This register has a shadow register and the shadow transfer is controlled by bit STE12. A read action by software delivers the value which is currently used for the compare action, whereas the write action targets a shadow register. The shadow register structure allows a concurrent update of all T12-related values.

T12PR

Timer T12 Period Register			(2	4 _H)		Reset Valu		
15	14	13	12	11	10	9	8	
	ı	ı	T1:	2PV	l	l		
	1	1	rv	vh	l	l		
7	6	5	4	3	2	1	0	
			T12	2PV	'	'		
	1	II	rv	vh				

Field	Bits	Туре	Description
T12PV	15:0	rwh	T12 Period Value The value T12PV defines the counter value for T12, which leads to a period-match. On reaching this value, the timer T12 is set to zero (edge-aligned mode) or changes its count direction to down counting (center-aligned mode). Note: T12PV = 0xFFFF shall not be used to avoid overflow conditions when using the Zero Match and Period Match Trigger signals (PM and ZM)



In compare mode, the registers CC6xR (x = 0, 1, 2) are the actual compare registers for T12. The values stored in CC6xR are compared (all three channels in parallel) to the counter value of T12. In capture mode, the current value of the T12 counter register is captured by registers CC6xR if the corresponding capture event is detected.

CC6xR(x = 0-2)

pture/Com	pare Registe	r for Channel	CC6x (34 _H +	x*4 _H)		Reset	Value: 000
15	14	13	12	11	10	9	8
'		'	C	CV	'		'
7	6	5	r 4	n 3	2	1	0
'		'	C	CV	'		ı
		<u>I</u>	r	n	<u>I</u>	<u>i</u>	<u>I</u>

Field	Bits	Туре	Description
CCV	15:0	rh	Channel x Capture/Compare Value
			In compare mode, the bit fields CCV contain the values that are compared to the T12 counter value. In capture mode, the captured value of T12 can be read from these registers.



The registers CC6xR can only be read by software, the modification of the value is done by a shadow register transfer from register CC6xSR. The corresponding shadow registers CC6xSR can be read and written by software. In capture mode, the value of the T12 counter register can also be captured by registers CC6xSR if the selected capture event is detected (depending on the selected mode).

CC6xSR (x = 0-2)
Capture/Compare Shadow Register for Channel CC6x

•	•	(14 _H +x*4 _H) Reset Valu						
15	14	13	12	11	10	9	8	
	l	ı	C	cs	1		1	
7	6	5	rv 4	vh 3	2	1	0	
	ı	ı	Co	cs	ı			
	I	1	rv	vh	I	<u> </u>		

Field	Bits	Туре	Description
ccs	15:0	rwh	Shadow Register for Channel x Capture/Compare Value In compare mode, the contents of bit field CCS are transferred to the bit field CCV for the corresponding channel during a shadow transfer. In capture mode, the captured value of T12 can be read from these registers.

Note: The shadow registers can also be written by SW in capture mode. In this case, the HW capture event wins over the SW write if both happen in the same cycle (the SW write is discarded).

User's Manual 564 Rev. 1.3, 2017-06-27



Register T12DTC controls the dead-time generation for the timer T12 compare channels. Each channel can be independently enabled/disabled for dead-time generation. If enabled, the transition from passive state to active state is delayed by the value defined by bit field DTM. The dead-time counter can only be reloaded while it is zero.

The dead time counters are clocked with the same frequency as T12. This structure allows symmetrical dead-time generation in center-aligned and in edge-aligned PWM mode. A duty cycle of 50% leads to CC6x, COUT6x switched on for: 0.5 * period - dead time.

Note: The dead-time counters are not reset by bit T12RES, but by bit DTRES.

T12DTC

Timer T12	Timer T12 Dead-Time Control Register			C _H)		Reset Value: 0000 _H		
15	14	13	12	11	10	9	8	
Res	DTR2	DTR1	DTR0	Res	DTE2	DTE1	DTE0	
r	rh	rh	rh	r	rw	rw	rw	
7	6	5	4	3	2	1	0	
			D	ГМ				
		+	r	W	-	1		

Field	Bits	Type	Description
DTM	7:0	rw	Dead-Time Bit field DTM determines the programmable delay between switching from the passive state to the active state of the selected outputs. The switching from the active state to the passive state is not delayed.
DTE0, DTE1, DTE2	8, 9, 10	rw	Dead-Time Enable Bits Bits DTE0DTE2 enable and disable the dead-time generation for each compare channel (0, 1, 2) of timer T12. O _B Dead-time generation is disabled. The corresponding outputs switch from the passive state to the active state (according to the actual compare status) without any delay. 1 _B Dead-time generation is enabled. The corresponding outputs switch from the passive state to the active state (according to the compare status) with the delay programmed in bit field DTM.
DTR0, DTR1, DTR2	12, 13, 14	rh	Dead-Time Run Indication Bits Bits DTR0DTR2 indicate the status of the dead-time generation for each compare channel (0, 1, 2) of timer T12. 0 _B The value of the corresponding dead-time counter channel is 0. 1 _B The value of the corresponding dead-time counter channel is not 0.
Res	11, 15	r	Reserved Returns 0 if read; should be written with 0.

Note: The dead-time counters are clocked with the same frequency as T12.

This structure allows symmetrical dead-time generation in center-aligned and in edge-aligned PWM mode. A duty cycle of 50% leads to CC6x, COUT6x switched on for: 0.5 * period - dead-time.

Note: The dead-time counters are not reset by bit T12RES, but by bit DTRES.



19.11.3 Timer 13 - Related Registers

The generation of the patterns for a single channel pulse width modulation (PWM) is based on timer T13. The registers related to timer T13 can be concurrently updated (with well-defined conditions) in order to ensure consistency of the PWM signal. T13 can be synchronized to several timer T12 events.

Timer T13 supports only compare mode on its compare channel CC63.

Register T13 represents the counting value of timer T13. It can only be written while the timer T13 is stopped. Write actions while T13 is running are not taken into account. Register T13 can always be read by software.

Timer T13 supports only edge-aligned mode (counting up).

T13 **Timer T13 Counter Register** Reset Value: 0000_H $(7C_H)$ 13 12 11 10 T13CV rwh 7 6 5 4 3 2 1 0 T13CV rwh

Field	Bits	Туре	Description
T13CV	15:0	rwh	Timer T13 Counter Value
			This register represents the 16-bit counter value of timer T13.

Note: While timer T13 is stopped, the internal clock divider is reset in order to ensure reproducible timings and delays.



Register T13PR contains the period value for timer T13. The period value is compared to the actual counter value of T13 and the resulting counter actions depend on the defined counting rules. This register has a shadow register and the shadow transfer is controlled by bit STE13. A read action by software delivers the value which is currently used for the compare action, whereas the write action targets a shadow register. The shadow register structure allows a concurrent update of all T13-related values.

T13PR

Timer T13 Pe	riod Register	•	(28 _H)			Reset	Value: 0000 _H
15	14	13	12	11	10	9	8
	l	1	T13	3PV	1		
	l	I	rv	vh	I		
7	6	5	4	3	2	1	0
			T1:	3PV			
			rv	vh			

Field	Bits	Type	Description
T13PV	15:0	rwh	T13 Period Value The value T13PV defines the counter value for T13, which leads to a period-match. On reaching this value, the timer T13 is set to zero.

Register CC63R is the actual compare register for T13. The value stored in CC63R is compared to the counter value of T13. The State Bit CC63ST is located in register CMPSTAT.

CC63R


Capture/Com	pare Registe	r for Channel	CC63 (0	0 _H)		Reset	Value: 0000 _H
15	14	13	12	11	10	9	8
	1	1	C	cv	1		1
7	6	5	1 4	h 3	2	1	0
			C	CV			
	<u> </u>	1	r	h	1	1	

Field	Bits	Туре	Description
CCV	15:0	rh	Channel CC63 Compare Value
_			The bit field CCV contains the value that is compared to the T13 counter value.



The register CC63R can only be read by software and the modification of the value is done by a shadow register transfer from register CC63SR. The corresponding shadow register CC63SR can be read and written by software.

CC63SR



Field	Bits	Type	Description
ccs	15:0	rw	Shadow Register for Channel CC63 Compare Value The contents of bit field CCS are transferred to the bit field CCV during a shadow transfer.



19.11.4 Capture/Compare Control Registers

The Compare State Register CMPSTAT contains status bits monitoring the current capture and compare state, and control bits defining the active/passive state of the compare channels.

CMPSTAT

Compare Sta	ate Register		3)	30 _H)		Reset Value: 0		
15	14	13	12	11	10	9	8	
T13 IM	C OUT63PS	C OUT62PS	CC 62PS	C OUT61PS	CC 61PS	C OUT60PS	CC 60PS	
rwh 7	rwh 6	rwh 5	rwh 4	rwh 3	rwh 2	rwh 1	rwh 0	
Res	CC 63ST	CC POS 2	CC POS 1	CC POS 0	CC 62ST	CC 61ST	CC 60ST	
r	rh	rh	rh	rh	rh	rh	rh	

Field	Bits	Type	Description	
CC60ST, CC61ST, CC62ST, CC63ST	0, 1, 2, 6	rh	Capture/Compare State Bits (x = 0, 1, 2, 3) Bits CC6xST monitor the state of the capture/compare channels. E CC6xST are related to T12; bit CC63ST is related to T13. These bits are set and reset according to the T12 and T13 switchir rules. O _B In compare mode, the timer count is less than the compare val In capture mode, the selected edge has not yet been detected since the bit has been reset by software the last time. 1 _B In compare mode, the counter value is greater than or equal the compare value. In capture mode, the selected edge has be detected.	
CCPOS0, CCPOS1, CCPOS2	3, 4, 5	rh	Sampled Hall Pattern Bits (x = 0, 1, 2) Bits CCPSOx indicate the value of the input Hall pattern that has been compared to the current and expected value. The value is sampled when the event hcrdy (Hall compare ready) occurs. 0 _B The input CCPOSx has been sampled as 0. 1 _B The input CCPOSx has been sampled as 1.	
Res	7	r	Reserved Returns 0 if read; should be written with 0.	



Field	Bits	Туре	Description	
CC60PS, CC61PS, CC62PS, COUT60PS, COUT61PS, COUT62PS, COUT63PS	8, 10, 12, 9, 11, 13, 14	rwh	Passive State Select for Compare Outputs Bits CC6xPS (x = 0, 1, 2), COUT6xPS (x = 0, 1, 2, 3) select the state of the corresponding compare channel, which is considered to be the passive state. During the passive state, the passive level (defined in register PSLR) is driven by the output pin. Bits CC6xPS, COUT6xPS (x = 0, 1, 2) are related to T12, bit COUT63PS is related to T13. These bits have shadow bits and are updated in parallel to the capture/compare registers of T12 and T13, respectively. A read action targets the actually used values, whereas a write action targets the shadow bits. In capture mode, these bits are not used. O _B The corresponding compare output drives passive level while CC6xST is 0. 1 _B The corresponding compare output drives passive level while CC6xST is 1.	
T13IM	15	rwh	T13 Inverted Modulation Bit T13IM inverts the T13 signal for the modulation of the CC6x and COUT6x ($x = 0, 1, 2$) signals. This bit has a shadow bit and is updated in parallel to the compare and period registers of T13. A read action targets the actually used values, whereas a write action targets the shadow bit. 0_B T13 output is not inverted. 1_B T13 output is inverted for further modulation.	



The Compare Status Modification Register CMPMODIF provides software-control (independent set and clear conditions) for the channel state bits CC6xST. This feature enables the user to individually change the status of the output lines by software, for example when the corresponding compare timer is stopped.

CM		

Compare State Modification Register			(10	0 _H)		Reset	Value: 0000
15	14	13	12	11	10	9	8
Res	MCC 63R	, ,	Res	'	MCC 62R	MCC 61R	MCC 60R
r	W		r	•	W	W	W
/	6	5	4	3	2	1	0
Res	MCC 63S	·	Res		MCC 62S	MCC 61S	MCC 60S
r	W	+	r		W	W	W

Field	Bits	Туре	Description
MCC60S, MCC61S, MCC62S, MCC63S	0, 1, 2, 6	W	Capture/Compare Status Modification Bits (Set) (x = 0, 1, 2, 3) These bits are used to set the corresponding CC6xST bits by software. This feature allows the user to individually change the status of the output lines by software, e.g. when the corresponding compare timer is stopped. This allows a bit manipulation of CC6xST-bits by a single data write action. Functionality see Table 132.
Res	5:3, 7	r	Reserved Returns 0 if read; should be written with 0.
MCC60R, MCC61R, MCC62R, MCC63R	8, 9, 10, 14	W	Capture/Compare Status Modification Bits (Reset) (x = 0, 1, 2, 3) These bits are used to reset the corresponding CC6xST bits by software. This feature allows the user to individually change the status of the output lines by software, e.g. when the corresponding compare timer is stopped. This allows a bit manipulation of CC6xST-bits by a single data write action. Functionality see Table 132.
Res	13:11, 15	r	Reserved Returns 0 if read; should be written with 0.



Table 132 Capture/Compare Status Modification Bits (Set and Reset)

Field	Bits	Description
MCC60S,	0	The following functionality of a write access to bits concerning the same
MCC61S,	1	capture/compare state bit is provided (x = 0, 1, 2, 3):
MCC62S,	2	MCC6xR, MCC6xS =
MCC63S	6	00 _B Bit CC6xST is not changed.
MCC60R,	8	01 _B Bit CC6xST is set.
MCC61R,	9	10 _B Bit CC6xST is reset.
MCC62R,	10	11 _B Reserved (toggle)
MCC63R	14	



Register TCTR0 controls the basic functionality of both timers T12 and T13.

Note: A write action to the bit fields T12CLK or T12PRE is only taken into account while the timer T12 is not running (T12R = 0). A write action to the bit fields T13CLK or T13PRE is only taken into account while the timer T13 is not running (T13R = 0).

TCTR0

Timer Control Register 0			(30 _H)				Reset Value: 0000 _H	
15	15 14		12	11	10 9	9 8		
R	es	STE 13	T13R	T13 PRE		T13CLK		
7	r 6	rh 5	rh 4	rw 3	2	rw 1	0	
СТМ	CDIR	STE12	T12R	T12 PRE		T12CLK		
rw	rh	rh	rh	rw		rw		

Field	Bits	Type	Description
T12CLK	2:0	rw	Timer T12 Input Clock Select Selects the input clock for timer T12 which is derived from the peripheral clock according to the equation $f_{\text{T12}} = f_{\text{CCU}} / 2^{<\text{T12CLK}>}$. $000_{\text{B}} f_{\text{T12}} = f_{\text{CCU}} / 2$ $001_{\text{B}} f_{\text{T12}} = f_{\text{CCU}} / 4$ $010_{\text{B}} f_{\text{T12}} = f_{\text{CCU}} / 8$ $100_{\text{B}} f_{\text{T12}} = f_{\text{CCU}} / 16$ $101_{\text{B}} f_{\text{T12}} = f_{\text{CCU}} / 16$ $101_{\text{B}} f_{\text{T12}} = f_{\text{CCU}} / 16$ $101_{\text{B}} f_{\text{T12}} = f_{\text{CCU}} / 16$ $111_{\text{B}} f_{\text{T12}} = f_{\text{CCU}} / 128$
T12PRE	3	rw	Timer T12 Prescaler Bit In order to support higher clock frequencies, an additional prescaler factor of 1/256 can be enabled for the prescaler for T12. O _B The additional prescaler for T12 is disabled. 1 _B The additional prescaler for T12 is enabled.
T12R	4	rh	Timer T12 Run Bit T12R starts and stops timer T12. It is set/reset by software by setting bits T12RS or T12RR, or it is reset by hardware according to the function defined by bit field T12SSC. A concurrent set/reset action on T12R (from T12SSC, T12RR or T12RS) will have no effect. The bit T12R will remain unchanged. 0 _B Timer T12 is stopped. 1 _B Timer T12 is running.



Field	Bits	Type	Description
STE12	5	rh	Timer T12 Shadow Transfer Enable Bit STE12 enables or disables the shadow transfer of the T12 period value, the compare values and passive state select bits and levels from their shadow registers to the actual registers if a T12 shadow transfer event is detected. Bit STE12 is cleared by hardware after the shadow transfer. A T12 shadow transfer event is a period-match while counting up or a one-match while counting down. O _B The shadow register transfer is disabled. 1 _B The shadow register transfer is enabled.
CDIR	6	rh	Count Direction of Timer T12 This bit is set/reset according to the counting rules of T12. O _B T12 counts up. 1 _B T12 counts down.
СТМ	7	rw	 T12 Operating Mode 0_B Edge-aligned Mode: T12 always counts up and continues counting from zero after reaching the period value. 1_B Center-aligned Mode: T12 counts down after detecting a period-match and counts up after detecting a one-match.
T13CLK	10:8	rw	Timer T13 Input Clock Select Selects the input clock for timer T13 which is derived from the peripheral clock according to the equation $f_{\text{T13}} = f_{\text{CCU}}/2^{\text{CT13CLK}}$. $000_{\text{B}} f_{\text{T13}} = f_{\text{CCU}}/2$ $001_{\text{B}} f_{\text{T13}} = f_{\text{CCU}}/2$ $010_{\text{B}} f_{\text{T13}} = f_{\text{CCU}}/4$ $011_{\text{B}} f_{\text{T13}} = f_{\text{CCU}}/8$ $100_{\text{B}} f_{\text{T13}} = f_{\text{CCU}}/16$ $101_{\text{B}} f_{\text{T13}} = f_{\text{CCU}}/16$
T13PRE	11	rw	Timer T13 Prescaler Bit In order to support higher clock frequencies, an additional prescaler factor of 1/256 can be enabled for the prescaler for T13. O _B The additional prescaler for T13 is disabled. 1 _B The additional prescaler for T13 is enabled.
T13R	12	rh	Timer T13 Run Bit T13R starts and stops timer T13. It is set/reset by software by setting bits T13RS or T13RR or it is set/reset by hardware according to the function defined by bit fields T13SSC, T13TEC and T13TED. A concurrent set/reset action on T13R (from T13SSC, T13TEC, T13RR or T13RS) will have no effect. The bit T13R will remain unchanged. O _B Timer T13 is stopped. 1 _B Timer T13 is running.



Field	Bits	Type	Description
STE13	13	rh	Timer T13 Shadow Transfer Enable Bit STE13 enables or disables the shadow transfer of the T13 period value, the compare value and passive state select bit and level from their shadow registers to the actual registers if a T13 shadow transfer event is detected. Bit STE13 is cleared by hardware after the shadow transfer. A T13 shadow transfer event is a period-match. O _B The shadow register transfer is disabled. 1 _B The shadow register transfer is enabled.
Res	15:14	r	Reserved Returns 0 if read; should be written with 0.



Register TCTR2 controls the single-shot and the synchronization functionality of both timers T12 and T13. Both timers can run in single-shot mode. In this mode, they stop their counting sequence automatically after one counting period with a count value of zero. The single-shot mode and the synchronization feature of T13 to T12 allow the generation of events with a programmable delay after well-defined PWM actions of T12. For example, this feature can be used to trigger AD conversions, after a specified delay (to avoid problems due to switching noise), synchronously to a PWM event.

TCTR2

Timer Control Register 2			(58 _H)			Reset Value: 0000 _H	
15	15 14		12 11		10	9 8	
	Res			T13 RSEL		T12 RSEL	
	r		1	r	W	r	W
7	6	5	4	3	2	1	0
Res	T13 TED			T13 TEC		T13 SSC	T12 SSC
r	rw		I .	rw		rw	rw

Field	Bits	rw	Description		
T12SSC	0		Timer T12 Single Shot Control This bit controls the single shot-mode of T12. O _B The single-shot mode is disabled, no hardware action on T12R. 1 _B The single shot mode is enabled, the bit T12R is reset by hardware if: - T12 reaches its period value in edge-aligned mode - T12 reaches the value 1 while down counting in center-aligned mode. In parallel to the reset action of bit T12R, the bits CC6xST (x = 0, 1, 2) are reset.		
T13SSC	1	rw	Timer T13 Single Shot Control This bit controls the single shot-mode of T13. O _B No hardware action on T13R 1 _B The single-shot mode is enabled, the bit T13R is reset by hardware if T13 reaches its period value. In parallel to the reset action of bit T13R, the bit CC63ST is reset.		
T13TEC 4:2 rw T13 Trigger Event Condition Bit field T13TEC selects T13R for synchronization following combinations: 000 _B no action 001 _B set T13R on a T12 011 _B set T13R on a T12 100 _B set T13R on any T 101 _B set T13R upon a p 110 _B set T13R upon a z		rw			



Field	Bits	Type	Description	
T13TED	6:5	rw	Timer T13 Trigger Event Direction Bit field T13TED delivers additional information to control the automaset of bit T13R in the case that the trigger action defined by T13TEC detected. 00 _B no action 01 _B while T12 is counting up 10 _B while T12 is counting down 11 _B independent on the count direction of T12	
Res	7	r	Reserved Returns 0 if read; should be written with 0.	
T12RSEL	9:8	rw	Timer T12 External Run Selection Bit field T12RSEL defines the event of signal T12HR that can set the run bit T12R by hardware. 00 _B The external setting of T12R is disabled. 01 _B Bit T12R is set if a rising edge of signal T12HR is detected. 10 _B Bit T12R is set if a falling edge of signal T12HR is detected. 11 _B Bit T12R is set if an edge of signal T12HR is detected.	
T13RSEL	11:10	rw	Timer T13 External Run Selection Bit field T13RSEL defines the event of signal T13HR that can set the run bit T13R by hardware. 00 _B The external setting of T13R is disabled. 01 _B Bit T13R is set if a rising edge of signal T13HR is detected. 10 _B Bit T13R is set if a falling edge of signal T13HR is detected. 11 _B Bit T13R is set if an edge of signal T13HR is detected.	
Res	15:12	r	Reserved Returns 0 if read; should be written with 0.	

Example

If the timer T13 is intended to start at any compare event on T12 (T13TEC = 100_B), the trigger event direction can be programmed to:

- counting up >> a T12 channel 0, 1, 2 compare match triggers T13R only while T12 is counting up
- counting down >> a T12 channel 0, 1, 2 compare match triggers T13R only while T12 is counting down
- independent from bit CDIR >> each T12 channel 0, 1, 2 compare match triggers T13R

The timer count direction is taken from the value of bit CDIR. As a result, if T12 is running in edge-aligned mode (counting up only), T13 can only be started automatically if bit field T13TED = 01_B or 11_B .



Register TCTR4 provides software-control (independent set and clear conditions) for the run bits T12R and T13R. Furthermore, the timers can be reset (while running) and bits STE12 and STE13 can be controlled by software. Reading these bits always returns 0.

TCTR4

Timer Co	Timer Control Register 4		(0	4 _H)		Reset	Value: 0000 _H
15	14	13	12	11	10	9	8
T13 STD	T13 STR	T13 CNT	R	es	T13 RES	T13 RS	T13 RR
w 7	w 6	w 5	4	3	w 2	w 1	w 0
T12 STD	T12 STR	T12 CNT	Res	DT RES	T12 RES	T12 RS	T12 RR
W	W	W	r	W	W	W	W

Field	Bits	Type	Description
T12RR	0	W	Timer T12 Run Reset Setting this bit resets the T12R bit. 0 _B T12R is not influenced. 1 _B T12R is cleared, T12 stops counting.
T12RS	1	w	Timer T12 Run Set Setting this bit sets the T12R bit. 0 _B T12R is not influenced. 1 _B T12R is set, T12 counts.
T12RES	2	w	Timer T12 Reset 0 _B No effect on T12. 1 _B The T12 counter register is reset to zero. The switching of the output signals is according to the switching rules. Setting of T12RES has no impact on bit T12R.
DTRES	3	w	Dead-Time Counter Reset 0 _B No effect on the dead-time counters. 1 _B The three dead-time counter channels are reset to zero.
T12CNT	5	w	Timer T12 Count Event 0 _B No action 1 _B If enabled (PISEL2), timer T12 counts one step.
T12STR	6	w	Timer T12 Shadow Transfer Request 0 _B No action 1 _B STE12 is set, enabling the shadow transfer.
T12STD	7	W	Timer T12 Shadow Transfer Disable 0 _B No action 1 _B STE12 is reset without triggering the shadow transfer.
Res	4	r	Reserved Returns 0 if read; should be written with 0.
T13RR	8	W	Timer T13 Run Reset Setting this bit resets the T13R bit. 0 _B T13R is not influenced. 1 _B T13R is cleared, T13 stops counting.



Field	Bits	Type	Description
T13RS	9	w	Timer T13 Run Set Setting this bit sets the T13R bit. 0 _B T13R is not influenced. 1 _B T13R is set, T13 counts.
T13RES	10	W	Timer T13 Reset 0 _B No effect on T13. 1 _B The T13 counter register is reset to zero. The switching of the output signals is according to the switching rules. Setting of T13RES has no impact on bit T13R.
T13CNT	13	W	Timer T13 Count Event 0 _B No action 1 _B If enabled (PISEL2), timer T13 counts one step.
T13STR	14	W	Timer T13 Shadow Transfer Request 0 _B No action 1 _B STE13 is set, enabling the shadow transfer.
T13STD	15	W	Timer T13 Shadow Transfer Disable 0 _B No action 1 _B STE13 is reset without triggering the shadow transfer.
Res	12:11	r	Reserved Returns 0 if read; should be written with 0.

Note: A simultaneous write of a 1 to bits which set and reset the same bit will trigger no action. The corresponding bit will remain unchanged.



19.11.5 Global Modulation Control Registers

Register MODCTR contains control bits enabling the modulation of the corresponding output signal by PWM pattern generated by the timers T12 and T13. Furthermore, the multi-channel mode can be enabled as additional modulation source for the output signals.

MODCTR

Modulation Co	Modulation Control Register		(50	C _H)		Reset	Value: 0000 _H
15	14	13	12	11	10	9	8
ECT 130	Res		'	T13M	ODEN		
rw	r		1	r	W		
7	6	5	4	3	2	1	0
MCMEN	Res			T12M	ODEN		
rw	r			r	W		

Field	Bits	Type	Description	
T12MODEN	5:0	rw	T12 Modulation Enable Setting these bits enables the modulation of the corresponding compare channel by a PWM pattern generated by timer T12. The bit positions are corresponding to the following output signals: Bit 0: modulation of CC60 Bit 1: modulation of COUT60 Bit 2: modulation of CC61 Bit 3: modulation of COUT61 Bit 4: modulation of CC62 Bit 5: modulation of COUT62 The enable feature of the modulation is defined as follows: 0 _B The modulation of the corresponding output signal by a T12 PWM pattern is disabled. 1 _B The modulation of the corresponding output signal by a T12	
MCMEN	7	rw	Multi-Channel Mode Enable 0 _B The modulation of the corresponding output signal by a multi-channel pattern according to bit field MCMOUT is disabled. 1 _B The modulation of the corresponding output signal by a multi-channel pattern according to bit field MCMOUT is enabled.	
Res	6	r	Reserved Returns 0 if read; should be written with 0.	



Field	Bits	Type	Description	
T13MODEN	13:8	rw	T13 Modulation Enable Setting these bits enables the modulation of the corresponding compare channel by a PWM pattern generated by timer T13. The bit positions are corresponding to the following output signals: Bit 0: modulation of CC60 Bit 1: modulation of COUT60 Bit 2: modulation of CC61 Bit 3: modulation of COUT61 Bit 4: modulation of COUT62 The enable feature of the modulation is defined as follows: 0 _B The modulation of the corresponding output signal by a T13 PWM pattern is disabled. 1 _B The modulation of the corresponding output signal by a T13	
ECT13O	15	rw	Enable Compare Timer T13 Output 0 _B The alternate output function COUT63 is disabled. 1 _B The alternate output function COUT63 is enabled for the PWM signal generated by T13.	
Res	14	r	Reserved Returns 0 if read; should be written with 0.	



The register TRPCTR controls the trap functionality. It contains independent enable bits for each output signal and control bits to select the behavior in case of a trap condition. The trap condition is a low-level on the CTRAP input pin, which is monitored (inverted level) by bit IS.TRPF. While TRPF = 1 (trap input active), the trap state bit IS.TRPS is set to 1.

TRPCTR

Trap Control Register			(60 _H)				Value: 0000 _H
15	14	13	12	11	10	9	8
TRP PEN	TRP EN 13			TR	PEN		
rw	rw			r	w		
7	6	5	4	3	2	1	0
		Res			TRP M2	TRP M1	TRP M0
	1	r			rw	rw	rw

Field	Bits	Type	Description		
TRPM0, TRPM1	0, 1	rw	Trap Mode Control Bits 1, 0 These two bits define the behavior of the selected outputs when leaving the trap state after the trap condition has become inactive again. A synchronization to the timer driving the PWM pattern permits to avoid unintended short pulses when leaving the trap state. See Table 133.		
TRPM2	2	rw	Trap Mode Control Bit 2 0 _B The trap state can be left (return to normal operation = bit TRPS = 0) as soon as the input CTRAP becomes inactive. Bit TRPF is automatically cleared by hardware if the input pin CTRAP becomes 1. Bit TRPS is automatically cleared by hardware if bit TRPF is 0 and if the synchronization condition (according to TRPM0,1) is detected. 1 _B The trap state can be left (return to normal operation = bit TRPS = 0) as soon as bit TRPF is reset by software after the input CTRAP becomes inactive (TRPF is not cleared by hardware). Bit TRPS is automatically cleared by hardware if bit TRPF = 0 and if the synchronization condition (according to TRPM0,1) is detected.		
Res	7:3	r	Reserved Returns 0 if read; should be written with 0.		



Field	Bits	Туре	Description	
TRPEN	13:8	rw	Trap Enable Control Setting these bits enables the trap functionality for the following corresponding output signals: Bit 0: trap functionality of CC60 Bit 1: trap functionality of COUT60 Bit 2: trap functionality of CC61 Bit 3: trap functionality of COUT61 Bit 4: trap functionality of CC62 Bit 5: trap functionality of COUT62 The enable feature of the trap functionality is defined as follows: 0 _B The trap functionality of the corresponding output signal is disabled. The output state is independent from bit TRPS. 1 _B The trap functionality of the corresponding output signal is enabled. The output is set to the passive state while TRPS = 1.	
TRPEN13	14	rw	Trap Enable Control for Timer T13 O _B The trap functionality for T13 is disabled. Timer T13 (if selected and enabled) provides PWM functionality even while TRPS = 1. 1 _B The trap functionality for T13 is enabled. The timer T13 PWM output signal is set to the passive state while TRPS = 1.	
TRPPEN	15	rw	Trap Pin Enable 0 _B The trap functionality based on the input pin CTRAP is disabled. A trap can only be generated by software by setting bit TRPF. 1 _B The trap functionality based on the input pin CTRAP is enabled. A trap can be generated by software by setting bit TRPF or by CTRAP = 0.	

Table 133 Trap Mode Control Bits 1, 0

Field	Bits	Description			
TRPM0,	0	A synchronization to the timer driving the PWM pattern permits to avoid			
TRPM1	1	unintended short pulses when leaving the trap state. The combination (TRPM1, TRPM0) leads to:			
		The trap state is left (return to normal operation according to TRPM2) when a zero-match of T12 (while counting up) is detected (synchronization to T12).			
		 The trap state is left (return to normal operation according to TRPM2) when a zero-match of T13 is detected (synchronization to T13). reserved 			
		11 _B The trap state is left (return to normal operation according to TRPM2) immediately without any synchronization to T12 or T13.			



Register PSLR defines the passive state level driven by the output pins of the module. The passive state level is the value that is driven by the port pin during the passive state of the output. During the active state, the corresponding output pin drives the active state level, which is the inverted passive state level. The passive state level permits the adaptation of the driven output levels to the driver polarity (inverted, not inverted) of the connected power stage. The bits in this register have shadow bit fields to permit a concurrent update of all PWM-related parameters (bit field PSL is updated with T12_ST, whereas PSL63 is updated with T13_ST). The actually used values can be read (attribute "rh"), whereas the shadow bits can only be written (attribute "w").

 PSLR
 Passive State Level Register
 (50_H)
 Reset Value: 00_H

 7
 6
 5
 4
 3
 2
 1
 0

 PSL 63
 Res
 PSL
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh
 rwh

Field	Bits	Type	Description
PSL	5:0	rwh	Compare Outputs Passive State Level The bits of this bit field define the passive level driven by the module outputs during the passive state. The bit positions are: Bit 0: passive level for output CC60 Bit 1: passive level for output COUT60 Bit 2: passive level for output CC61 Bit 3: passive level for output COUT61 Bit 4: passive level for output CC62 Bit 5: passive level for output COUT62 The value of each bit position is defined as: 0 _B The passive level is 0. 1 _B The passive level is 1.
PSL63	7	rwh	Passive State Level of Output COUT63 This bit field defines the passive level of the output pin COUT63. O _B The passive level is 0. 1 _B The passive level is 1.
Res	6	r	Reserved Returns 0 if read; should be written with 0.

Notes

- 1. Bit field PSL has a shadow register to allow for updates without undesired pulses on the output lines. The bits are updated with the T12 shadow transfer. A read action targets the actually used values, whereas a write action targets the shadow bits.
- 2. Bit field PSL63 has a shadow register to allow for updates without undesired pulses on the output line. The bit is updated with the T13 shadow transfer. A read action targets the actually used values, whereas a write action targets the shadow bits.



19.11.6 Multi-Channel Modulation Control Registers

Register MCMOUTS contains bits used as pattern input for the multi-channel mode and the Hall mode. This register is a shadow register (that can be read and written) for register MCMOUT, which indicates the currently active signals.

MCMOUTS

Multi-Channe	el Mode Outpu	ıt Shadow F	Register (08	н)		Reset '	Value: 0000 _H
15	14	13	12	11	10	9	8
STR HP	Res		CURHS			EXPHS	
w 7	r 6	5	rw 4	3	2	rw 1	0
STR MCM	Res			МС	MPS		
W	r			r	W		

Field	Bits	Type	Description
MCMPS	5:0	rw	Multi-Channel PWM Pattern Shadow Bit field MCMPS is the shadow bit field for bit field MCMP. The multi- channel shadow transfer is triggered according to the transfer conditions defined by register MCMCTR.
STRMCM	7	W	Shadow Transfer Request for MCMPS Setting this bit during a write action leads to an immediate update of bit field MCMP by the value written to bit field MCMPS. This functionality permits an update triggered by software. When read, this bit always delivers 0. O _B Bit field MCMP is updated according to the defined hardware action. The write access to bit field MCMPS does not modify bit field MCMP. 1 _B Bit field MCMP is updated by the value written to bit field MCMPS.
Res	6	r	Reserved Returns 0 if read; should be written with 0.
EXPHS	10:8	rw	Expected Hall Pattern Shadow Bit field EXPHS is the shadow bit field for bit field EXPH. The bit field is transferred to bit field EXPH if an edge on the hall input pins CCPOSx (x = 0, 1, 2) is detected.
CURHS	13:11	rw	Current Hall Pattern Shadow Bit field CURHS is the shadow bit field for bit field CURH. The bit field is transferred to bit field CURH if an edge on the hall input pins CCPOSx (x = 0, 1, 2) is detected.



Field	Bits	Type	Description
STRHP	15	w	Shadow Transfer Request for the Hall Pattern
			Setting these bits during a write action leads to an immediate update of bit fields CURH and EXPH by the value written to bit fields CURHS and EXPH. This functionality permits an update triggered by software. When read, this bit always delivers 0. O _B The bit fields CURH and EXPH are updated according to the defined hardware action. The write access to bit fields CURHS and EXPHS does not modify the bit fields CURH and EXPH. 1 _B The bit fields CURH and EXPH are updated by the value written to the bit fields CURHS and EXPHS.
Res	14	r	Reserved Returns 0 if read; should be written with 0.



Register MCMOUT shows the multi-channel control bits that are currently used. Register MCMOUT is defined as follows:

MCMOUT

Multi-Channe	Multi-Channel Mode Output Register			4 _H)		Reset Value: 0000 _H	
15	14	13	12	11	10	9	8
R	es	'	CURH	'		EXPH	
7	r	F	rh	2	2	rh	0
/	6	5	4	<u>3</u>		I	U
Res	R			MC	MP		
r	rh			r	.h		

Field	Bits	Type	Description		
MCMP	5:0	rh	Multi-Channel PWM Pattern Bit field MCMP is written by a shadow transfer from bit field MCMPS. It contains the output pattern for the multi-channel mode. If this mode is enabled by bit MCMEN in register MODCTR, the output state of the following output signal can be modified: Bit 0: multi-channel state for output CC60 Bit 1: multi-channel state for output COUT60 Bit 2: multi-channel state for output CC61 Bit 3: multi-channel state for output COUT61 Bit 4: multi-channel state for output CC62 Bit 5: multi-channel state for output COUT62 The multi-channel patterns can set the related output to the passive state. While IDLE = 1, bit field MCMP is cleared. O _B The output is set to the passive state. The PWM generated by T12 or T13 is not taken into account. 1 _B The output can deliver the PWM generated by T12 or T13 (according to register MODCTR).		
R	6	rh	Reminder Flag This reminder flag indicates that the shadow transfer from bit field MCMPS to MCMP has been requested by the selected trigger source This bit is cleared when the shadow transfer takes place and while MCMEN = 0. O _B Currently, no shadow transfer from MCMPS to MCMP is requested. 1 _B A shadow transfer from MCMPS to MCMP has been requested by the selected trigger source, but it has not yet been executed because the selected synchronization condition has not yet occurred.		
Res	7	r	Reserved Returns 0 if read; should be written with 0.		



Field	Bits	Type	Description
EXPH	10:8	rh	Expected Hall Pattern Bit field EXPH is written by a shadow transfer from bit field EXPHS. The contents are compared after every detected edge at the hall input pins with the pattern at the hall input pins in order to detect the occurrence of the next desired (= expected) hall pattern or a wrong pattern. If the current hall pattern at the hall input pins is equal to the bit field EXPH, bit CHE (correct hall event) is set and an interrupt request is generated (if enabled by bit ENCHE). If the current hall pattern at the hall input pins is not equal to the bit fields CURH or EXPH, bit WHE (wrong hall event) is set and an interrupt request is generated (if enabled by bit ENWHE).
CURH	13:11	rh	Current Hall Pattern Bit field CURH is written by a shadow transfer from bit field CURHS. The contents are compared after every detected edge at the hall input pins with the pattern at the hall input pins in order to detect the occurrence of the next desired (= expected) hall pattern or a wrong pattern. If the current hall input pattern is equal to bit field CURH, the detected edge at the hall input pins has been an invalid transition (e.g. a spike).
Res	15:14	r	Reserved Returns 0 if read; should be written with 0.

Note: The bits in the bit fields EXPH and CURH correspond to the hall patterns at the input pins CCPOSx (x = 0, 1, 2) in the following order (EXPH.2, EXPH.1, EXPH.0), (CURH.2, CURH.1, CURH.0), (CCPOS2, CCPOS.1, CCPOS0).



rw

Register MCMCTR contains control bits for the multi-channel functionality.

rw

MCMCTR Multi-Channel Mode Control Register Reset Value: 0000_H (54_{H}) 9 8 13 12 10 14 11 **STE STE** STE Res 13U 12D 12U rw rw rw 6 5 3 Res **SWSYN** Res **SWSEL**

Field	Bits	Type	Description	
SWSEL	2:0	rw	Switching Selection Bit field SWSEL selects one of the following trigger request sources (next multi-channel event) for the shadow transfer from MCMPS to MCMP. The trigger request is stored in the reminder flag R until the shadow transfer is done and flag R is cleared automatically with the shadow transfer. The shadow transfer takes place synchronously with an event selected in bit field SWSYN. 000 _B no trigger request will be generated 001 _B correct hall pattern on CCPOSx detected 010 _B T13 period-match detected (while counting up) 011 _B T12 one-match (while counting down) 100 _B T12 channel 1 compare-match detected (phase delay function) 101 _B T12 period match detected (while counting up) else reserved, no trigger request will be generated	
SWSYN	5:4	rw	Switching Synchronization Bit field SWSYN triggers the shadow transfer between MCMPS and MCMP if it has been requested before (flag R set by an event selected by SWSEL). This feature permits the synchronization of the outputs to the PWM source, that is used for modulation (T12 or T13). 00 _B direct; the trigger event directly causes the shadow transfer 11 _B a T12 zero-match (while counting up) triggers the shadow transfer 11 _B reserved; no action	
Res	3, 6, 7	r	Reserved Returns 0 if read; should be written with 0.	
STE12U	8	rw	Shadow Transfer Enable for T12 Upcounting This bit enables the shadow transfer T12_ST if flag MCMOUT.R is set or becomes set while a T12 period match is detected while counting up. 0 _B No action 1 _B The T12_ST shadow transfer mechanism is enabled if MCMEN = 1.	



Field	Bits	Type	Description
STE12D	9	rw	Shadow Transfer Enable for T12 Downcounting This bit enables the shadow transfer T12_ST if flag MCMOUT.R is set or becomes set while a T12 one match is detected while counting down. O _B No action 1 _B The T12_ST shadow transfer mechanism is enabled if MCMEN = 1.
STE13U	10	rw	Shadow Transfer Enable for T13 Upcounting This bit enables the shadow transfer T13_ST if flag MCMOUT.R is set or becomes set while a T13 period match is detected. 0 _B No action 1 _B The T13_ST shadow transfer mechanism is enabled if MCMEN = 1.
Res	15:11	r	Reserved Returns 0 if read; should be written with 0.



19.11.7 Interrupt Control Registers

Register IS contains the individual interrupt request bits. This register can only be read; write actions have no impact on the contents of this register. The software can set or reset the bits individually by writing to the registers ISS (to set the bits) or to register ISR (to reset the bits).

The interrupt generation is independent from the value of the bits in register IS, e.g. the interrupt will be generated (if enabled) even if the corresponding bit is already set. The trigger for an interrupt generation is the detection of a set condition (by HW or SW) for the corresponding bit in register IS.

In compare mode (and hall mode), the timer-related interrupts are only generated while the timer is running (T1xR = 1). In capture mode, the capture interrupts are also generated while the timer T12 is stopped.

Note: Not all bits in register IS can generate an interrupt. Other status bits have been added, that have a similar structure for their set and clear actions. It is recommended that SW checks the interrupt bits bit-wisely (instead of common OR over the bits).

IS Capture/Con	npare Interrup	ot Status Regi	ster (6	8 _H)		Reset	Value: 0000 _H
15	14	13	12	11	10	9	8
STR	IDLE	WHE	CHE	TRP S	TRP F	T13 PM	T13 CM
rh	rh	rh	rh	rh	rh	rh	rh
7	6	5	4	3	2	1	0
T12 PM	T12 OM	ICC 62F	ICC 62R	ICC 61F	ICC 61R	ICC 60F	ICC 60R
rh	rh	rh	rh	rh	rh	rh	rh

Field	Bits	Type	Description
ICC60R, ICC61R, ICC62R	0, 2, 4	rh	Capture, Compare-Match Rising Edge Flag (x = 0, 1, 2) In compare mode, a compare-match has been detected while T12 was counting up. In capture mode, a rising edge has been detected at the input CC6x. O _B The event has not yet occurred since this bit has been reset for the last time. 1 _B The event described above has been detected.
ICC60F, ICC61F, ICC62F	1, 3, 5	rh	Capture, Compare-Match Falling Edge Flag (x = 0, 1, 2) In compare mode, a compare-match has been detected while T12 was counting down. In capture mode, a falling edge has been detected at the input CC6x. O _B The event has not yet occurred since this bit has been reset for the last time. 1 _B The event described above has been detected.
T12OM	6	rh	Timer T12 One-Match Flag 0 _B A timer T12 one-match (while counting down) has not yet been detected since this bit has been reset for the last time. 1 _B A timer T12 one-match (while counting down) has been detected.
T12PM	7	rh	Timer T12 Period-Match Flag 0 _B A timer T12 period-match (while counting up) has not yet been detected since this bit has been reset for the last time. 1 _B A timer T12 period-match (while counting up) has been detected.



Field	Bits	Type	Description
T13CM	8	rh	Timer T13 Compare-Match Flag 0 _B A timer T13 compare-match has not yet been detected since this bit has been reset for the last time. 1 _B A timer T13 compare-match has been detected.
T13PM	9	rh	Timer T13 Period-Match Flag 0 _B A timer T13 period-match has not yet been detected since this bit has been reset for the last time. 1 _B A timer T13 period-match has been detected.
TRPF	10	rh	Trap Flag The trap flag TRPF will be set by hardware if TRPPEN = 1 and CTRAP = 0 or by software. If TRPM2 = 0, bit TRPF is reset by hardware if the input CTRAP becomes inactive (TRPPEN = 1). If TRPM2 = 1, bit TRPF must be reset by software in order to leave the trap state. 0 _B The trap condition has not been detected. 1 _B The trap condition has been detected (input CTRAP has been 0 or by software).
TRPS	11	rh	Trap State During the trap state, the selected outputs are set to the passive state. The logic level driven during the passive state is defined by the corresponding bit in register PSLR. Bit TRPS = 1 and TRPF = 0 can occur if the trap condition is no longer active but the selected synchronization has not yet taken place. O _B The trap state is not active. 1 _B The trap state is active. Bit TRPS is set while bit TRPF = 1. It is reset according to the mode selected in register TRPCTR.
CHE	12	rh	Correct Hall Event On every valid hall edge, the contents of EXPH are compared with the pattern on pin CCPOSx and if equal bit CHE is set. O _B A transition to a correct (= expected) hall event has not yet been detected since this bit has been reset for the last time. 1 _B A transition to a correct (= expected) hall event has been detected.
WHE	13	rh	Wrong Hall Event On every valid hall edge, the contents of EXPH are compared with the pattern on pin CCPOSx. If both comparisons (CURH and EXPH with CCPOSx) are not true, bit WHE (wrong hall event) is set. O _B A transition to a wrong hall event (not the expected one) has not yet been detected since this bit has been reset for the last time. 1 _B A transition to a wrong hall event (not the expected one) has been detected.
IDLE	14	rh	IDLE State This bit is set together with bit WHE (wrong hall event) and it must be reset by software. 0 _B No action. 1 _B Bit field MCMP is cleared and held to 0, the selected outputs are set to passive state.
STR	15	rh	Multi-Channel Mode Shadow Transfer Request This bit is set when a shadow transfer from MCMOUTS to MCMOUT takes places in multi-channel mode. 0 _B The shadow transfer has not yet taken place. 1 _B The shadow transfer has taken place.



Register ISS contains individual interrupt request set bits to generate a CCU6 interrupt request by software. Writing a 1 sets the bit(s) in register IS at the corresponding bit position(s) and can generate an interrupt event (if available and enabled). All bit positions read as 0.

ISS
Capture/Compare Interrupt Status Set Register (4C_H

Capture/Compare Interrupt Status Set Register (4C _H)						Reset Value: 0000 _H	
15	14	13	12	11	10	9	8
S STR	S IDLE	S WHE	S CHE	S WHC	S TRPF	S T13 PM	S T13 CM
w 7	w 6	w 5	W 4	w 3	w 2	w 1	w 0
S T12 PM	S T12 OM	S CC 62F	S CC 62R	S CC 61F	S CC 61R	S CC 60F	S CC 60R

Field	Bits	Type	Description
SCC60R	0	w	Set Capture, Compare-Match Rising Edge Flag 0 _B No action 1 _B Bit CC60R in register IS will be set.
SCC60F	1	W	Set Capture, Compare-Match Falling Edge Flag 0 _B No action 1 _B Bit CC60F in register IS will be set.
SCC61R	2	w	Set Capture, Compare-Match Rising Edge Flag 0 _B No action 1 _B Bit CC61R in register IS will be set.
SCC61F	3	w	Set Capture, Compare-Match Falling Edge Flag 0 _B No action 1 _B Bit CC61F in register IS will be set.
SCC62R	4	w	Set Capture, Compare-Match Rising Edge Flag 0 _B No action 1 _B Bit CC62R in register IS will be set.
SCC62F	5	w	Set Capture, Compare-Match Falling Edge Flag 0 _B No action 1 _B Bit CC62F in register IS will be set.
ST12OM	6	w	Set Timer T12 One-Match Flag 0 _B No action 1 _B Bit T12OM in register IS will be set.
ST12PM	7	W	Set Timer T12 Period-Match Flag 0 _B No action 1 _B Bit T12PM in register IS will be set.
ST13CM	8	W	Set Timer T13 Compare-Match Flag 0 _B No action 1 _B Bit T13CM in register IS will be set.



Field	Bits	Type	Description
ST13PM	9	W	Set Timer T13 Period-Match Flag
			0 _B No action
			1 _B Bit T13PM in register IS will be set.
STRPF	10	W	Set Trap Flag
			0 _B No action
			1 _B Bits TRPF and TRPS in register IS will be set.
SWHC	11	W	Software Hall Compare
			0 _B No action
			1 _B The Hall compare action is triggered.
SCHE	12	W	Set Correct Hall Event Flag
			0 _B No action
			1 _B Bit CHE in register IS will be set.
SWHE	13	W	Set Wrong Hall Event Flag
			0 _B No action
			1 _B Bit WHE in register IS will be set.
SIDLE	14	W	Set IDLE Flag
			0 _B No action
			1 _B Bit IDLE in register IS will be set.
SSTR	15	W	Set STR Flag
			0 _B No action
			1 _B Bit STR in register IS will be set.

Note: If the setting by hardware of the corresponding flags can lead to an interrupt, the setting by software has the same effect.

Reset Value: 0000_H



Capture/Compare Unit 6 (CCU6)

Register ISR contains bits to individually clear the interrupt event flags by software. Writing a 1 clears the bit(s) in register IS at the corresponding bit position(s). All bit positions read as 0.

ISR Capture/Compare Interrupt Status Reset Register (0C_H)

15	14	13	12	11	10	9	8
R STR	R IDLE	R WHE	R CHE	Res	R TRPF	R T13 PM	R T13 CM
W	W	W	W	r	W	W	W
7	6	5	4	3	2	1	0

R	R	R	R	R	R	R	R
T12	T12	cc	cc	cc	cc	cc	CC
PM	ОМ	62F	62R	61F	61R	60F	60R

Field	Bits	Type	Description
RCC60R	0	W	Reset Capture, Compare-Match Rising Edge Flag 0 _B No action 1 _B Bit CC60R in register IS will be reset.
RCC60F	1	W	Reset Capture, Compare-Match Falling Edge Flag 0 _B No action 1 _B Bit CC60F in register IS will be reset.
RCC61R	2	W	Reset Capture, Compare-Match Rising Edge Flag 0 _B No action 1 _B Bit CC61R in register IS will be reset.
RCC61F	3	w	Reset Capture, Compare-Match Falling Edge Flag 0 _B No action 1 _B Bit CC61F in register IS will be reset.
RCC62R	4	W	Reset Capture, Compare-Match Rising Edge Flag 0 _B No action 1 _B Bit CC62R in register IS will be reset.
RCC62F	5	W	Reset Capture, Compare-Match Falling Edge Flag 0 _B No action 1 _B Bit CC62F in register IS will be reset.
RT12OM	6	w	Reset Timer T12 One-Match Flag 0 _B No action 1 _B Bit T12OM in register IS will be reset.
RT12PM	7	W	Reset Timer T12 Period-Match Flag 0 _B No action 1 _B Bit T12PM in register IS will be reset.
RT13CM	8	w	Reset Timer T13 Compare-Match Flag 0 _B No action 1 _B Bit T13CM in register IS will be reset.
RT13PM	9	W	Reset Timer T13 Period-Match Flag 0 _B No action 1 _B Bit T13PM in register IS will be reset.



Field	Bits	Type	Description
RTRPF	10	w	Reset Trap Flag 0 _B No action 1 _B Bit TRPF in register IS will be reset (not taken into account while input CTRAP = 0 and TRPPEN = 1.
Res	11	r	Reserved Returns 0 if read; should be written with 0.
RCHE	12	w	Reset Correct Hall Event Flag 0 _B No action 1 _B Bit CHE in register IS will be reset.
RWHE	13	w	Reset Wrong Hall Event Flag 0 _B No action 1 _B Bit WHE in register IS will be reset.
RIDLE	14	w	Reset IDLE Flag 0 _B No action 1 _B Bit IDLE in register IS will be reset.
RSTR	15	W	Reset STR Flag 0 _B No action 1 _B Bit STR in register IS will be reset.



Register IEN contains the interrupt enable bits and a control bit to enable the automatic idle function in the case of a wrong hall pattern.

_	
_	N
_	

ture/Compare Interrupt Enable Register (44 _H)							Reset Value: 000	
15	14	13	12	11	10	9	8	
EN STR	EN IDLE	EN WHE	EN CHE	Res	EN TRPF	EN T13 PM	EN T13 CM	
rw	rw	rw	rw	r	rw	rw	rw	
7	6	5	4	3	2	1	0	
EN	EN	EN	EN	EN	EN	EN	EN	
T12	T12	CC	CC	CC	CC	CC	CC	
PM	ОМ	62F	62R	61F	61R	60F	60R	
rw	rw	rw	rw	rw	rw	rw	rw	

Field	Bits	Type	Description
ENCC60R	0	rw	Capture, Compare-Match Rising Edge Interrupt Enable for Channel 0 0 _B No interrupt will be generated if the set condition for bit CC60R in register IS occurs. 1 _B An interrupt will be generated if the set condition for bit CC60R in register IS occurs. The interrupt line that will be activated is selected by bit field INPCC60.
ENCC60F	1	rw	Capture, Compare-Match Falling Edge Interrupt Enable for Channel 0 O _B No interrupt will be generated if the set condition for bit CC60F in register IS occurs. 1 _B An interrupt will be generated if the set condition for bit CC60F in register IS occurs. The interrupt line that will be activated is selected by bit field INPCC60.
ENCC61R	2	rw	Capture, Compare-Match Rising Edge Interrupt Enable for Channel 1 O _B No interrupt will be generated if the set condition for bit CC61R in register IS occurs. 1 _B An interrupt will be generated if the set condition for bit CC61R in register IS occurs. The interrupt line that will be activated is selected by bit field INPCC61.
ENCC61F	3	rw	Capture, Compare-Match Falling Edge Interrupt Enable for Channel 1 0 _B No interrupt will be generated if the set condition for bit CC61F in register IS occurs. 1 _B An interrupt will be generated if the set condition for bit CC61F in register IS occurs. The interrupt line that will be activated is selected by bit field INPCC61.



Field	Bits	Туре	Description
ENCC62R	4	rw	Capture, Compare-Match Rising Edge Interrupt Enable for Channel 2 0 _B No interrupt will be generated if the set condition for bit CC62R in register IS occurs. 1 _B An interrupt will be generated if the set condition for bit CC62R in register IS occurs. The interrupt line that will be activated is selected by bit field INPCC62.
ENCC62F	5	rw	Capture, Compare-Match Falling Edge Interrupt Enable for Channel 2 0 _B No interrupt will be generated if the set condition for bit CC62F in register IS occurs. 1 _B An interrupt will be generated if the set condition for bit CC62F in register IS occurs. The interrupt line that will be activated is selected by bit field INPCC62.
ENT12OM	6	rw	 Enable Interrupt for T12 One-Match 0_B No interrupt will be generated if the set condition for bit T12OM in register IS occurs. 1_B An interrupt will be generated if the set condition for bit T12OM in register IS occurs. The interrupt line that will be activated is selected by bit field INPT12.
ENT12PM	7	rw	Enable Interrupt for T12 Period-Match O _B No interrupt will be generated if the set condition for bit T12PM in register IS occurs. 1 _B An interrupt will be generated if the set condition for bit T12PM in register IS occurs. The interrupt line that will be activated is selected by bit field INPT12.
ENT13CM	8	rw	 Enable Interrupt for T13 Compare-Match 0_B No interrupt will be generated if the set condition for bit T13CM in register IS occurs. 1_B An interrupt will be generated if the set condition for bit T13CM in register IS occurs. The interrupt line that will be activated is selected by bit field INPT13.
ENT13PM	9	rw	Enable Interrupt for T13 Period-Match O _B No interrupt will be generated if the set condition for bit T13PM in register IS occurs. 1 _B An interrupt will be generated if the set condition for bit T13PM in register IS occurs. The interrupt line that will be activated is selected by bit field INPT13.
ENTRPF	10	rw	Enable Interrupt for Trap Flag 0 _B No interrupt will be generated if the set condition for bit TRPF in register IS occurs. 1 _B An interrupt will be generated if the set condition for bit TRPF in register IS occurs. The interrupt line that will be activated is selected by bit field INPERR.
Res	11	r	Reserved Returns 0 if read; should be written with 0.



Field	Bits	Type	Description
ENCHE	12	rw	 Enable Interrupt for Correct Hall Event 0_B No interrupt will be generated if the set condition for bit CHE in register IS occurs. 1_B An interrupt will be generated if the set condition for bit CHE in register IS occurs. The interrupt line that will be activated is selected by bit field INPCHE.
ENWHE	13	rw	 Enable Interrupt for Wrong Hall Event 0_B No interrupt will be generated if the set condition for bit WHE in register IS occurs. 1_B An interrupt will be generated if the set condition for bit WHE in register IS occurs. The interrupt line that will be activated is selected by bit field INPERR.
ENIDLE	14	rw	Enable Idle This bit enables the automatic entering of the idle state (bit IDLE will be set) after a wrong hall event has been detected (bit WHE is set). During the idle state, the bit field MCMP is automatically cleared. O _B The bit IDLE is not automatically set when a wrong hall event is detected. 1 _B The bit IDLE is automatically set when a wrong hall event is detected.
ENSTR	15	rw	 Enable Multi-Channel Mode Shadow Transfer Interrupt 0_B No interrupt will be generated if the set condition for bit STR in register IS occurs. 1_B An interrupt will be generated if the set condition for bit STR in register IS occurs. The interrupt line that will be activated is selected by bit field INPCHE.

Reset Value: 3940_H



Capture/Compare Unit 6 (CCU6)

Register INP contains the interrupt node pointers allowing a flexible interrupt handling. These bit fields define which service request output will be activated if the corresponding interrupt event occurs and the interrupt generation for this event is enabled.

INP Capture/Compare Interrupt Node Pointer Register (48_H)

	•		•	117			
15	14	13	12	11	10	9	8
R	es	IN T	IP 13		IP 12	IN EF	IP RR
	r	n	W	r	W	r	W
7	6	5	4	3	2	1	0
INP CHE		IN CC	IP 662	IN	IP 661	IN CC	IP 60
rw		rw		rw		rw	

Field	Bits	Type	Description
INPCC60	1:0	rw	Interrupt Node Pointer for Channel 0 Interrupts This bit field defines the interrupt output line, which is activated due to a set condition for bit CC60R (if enabled by bit ENCC60R) or for bit CC60F (if enabled by bit ENCC60F). 00 _B Interrupt output line SR0 is selected. 01 _B Interrupt output line SR1 is selected. 10 _B Interrupt output line SR2 is selected. 11 _B Interrupt output line SR3 is selected.
INPCC61	This bit field defines the interrupt ou a set condition for bit CC61R (if ena CC61F (if enabled by bit ENCC61F) 00 _B Interrupt output line SR1 is se 10 _B Interrupt output line SR2 is se		
INPCC62	This bit field defines the interrupt our a set condition for bit CC62R (if ena CC62F (if enabled by bit ENCC62F) 00 _B Interrupt output line SR1 is set 10 _B Interrupt output line SR2 is set		
INPCHE	7:6	rw	Interrupt Node Pointer for the CHE Interrupt This bit field defines the interrupt output line, which is activated due to a set condition for bit CHE (if enabled by bit ENCHE) or for bit STR (if enabled by bit ENSTR). 00 _B Interrupt output line SR0 is selected. 01 _B Interrupt output line SR1 is selected. 10 _B Interrupt output line SR2 is selected. 11 _B Interrupt output line SR3 is selected.



Field	Bits	Type	Description
INPERR	9:8	rw	Interrupt Node Pointer for Error Interrupts This bit field defines the interrupt output line, which is activated due to a set condition for bit TRPF (if enabled by bit ENTRPF) or for bit WHE (if enabled by bit ENWHE). 00 _B Interrupt output line SR0 is selected. 01 _B Interrupt output line SR1 is selected. 10 _B Interrupt output line SR2 is selected. 11 _B Interrupt output line SR3 is selected.
INPT12	11:10	rw	Interrupt Node Pointer for Timer T12 Interrupts This bit field defines the interrupt output line, which is activated due to a set condition for bit T12OM (if enabled by bit ENT12OM) or for bit T12PM (if enabled by bit ENT12PM). 00 _B Interrupt output line SR0 is selected. 01 _B Interrupt output line SR1 is selected. 10 _B Interrupt output line SR2 is selected. 11 _B Interrupt output line SR3 is selected.
INPT13	13:12	rw	Interrupt Node Pointer for Timer T13 Interrupts This bit field defines the interrupt output line, which is activated due to a set condition for bit T13CM (if enabled by bit ENT13CM) or for bit T13PM (if enabled by bit ENT13PM). 00 _B Interrupt output line SR0 is selected. 01 _B Interrupt output line SR1 is selected. 10 _B Interrupt output line SR2 is selected. 11 _B Interrupt output line SR3 is selected.
Res	15:14	r	Reserved Returns 0 if read; should be written with 0.



19.11.8 Register Map

Table 134 shows the CCU6 module base addresses.

Table 135 lists the addresses of the CCU6 SFRs.

Table 134 Registers Address Space

Module	Base Address	End Address	Note
CCU6	4000C000 _H	4000FFFF _H	

Table 135 Registers Overview SSC

Register Short	Register Long Name	Offset Address	Page
Name CC63R	Capture/Compare Register for Channel CC63	00 _H	Number 567
TCTR4	Timer Control Register 4		578
MCMOUTS	Multi-Channel Mode Output Shadow Register	04 _H	585
ISR	Capture/Compare Interrupt Status Reset Register	08 _H	595
		0C _H	
CMPMODIF	Compare State Modification Register	10 _H	571
CC60SR	Capture/Compare Shadow Register for Channel CC60SR	14 _H	564
CC61SR	Capture/Compare Shadow Register for Channel CC61SR	18 _H	564
CC62SR	Capture/Compare Shadow Register for Channel CC62SR	1C _H	564
CC63SR	Capture/Compare Shadow Register for Channel CC63	20 _H	568
T12PR	Timer T12 Period Register	24 _H	562
T13PR	Timer T13 Period Register	28 _H	567
T12DTC	Timer T12 Dead-Time Control Register	2C _H	565
TCTR0	Timer Control Register 0	30 _H	573
CC60R	Capture/Compare Register for Channel CC60R	34 _H	563
CC61R	Capture/Compare Register for Channel CC61R	38 _H	563
CC62R	Capture/Compare Register for Channel CC62R	3C _H	563
T12MSEL	Capture/Compare T12 Mode Select Register	40 _H	559
IEN	Capture/Compare Interrupt Enable Register	44 _H	597
INP	Capture/Compare Interrupt Node Pointer Register	48 _H	600
ISS	Capture/Compare Interrupt Status Set Register	4C _H	593
PSLR	Passive State Level Register	50 _H	584
MCMCTR	Multi-Channel Mode Control Register	54 _H	589
TCTR2	Timer Control Register 2	58 _H	576
MODCTR	Modulation Control Register	5C _H	580
TRPCTR	Trap Control Register	60 _H	582
MCMOUT	Multi-Channel Mode Output Register	64 _H	587
IS	Capture/Compare Interrupt Status Register	68 _H	591
PISEL0	Port Input Select Register 0	6C _H	555
PISEL2	Port Input Select Register 2	74 _H	557
T12	Timer T12 Counter Register	78 _H	561
T13	Timer T13 Counter Register	7C _H	566
CMPSTAT	Compare State Register	80 _H	569



20 UART1/UART2

20.1 Features

- Full-duplex asynchronous modes
 - 8-bit or 9-bit data frames, LSB first
 - fixed or variable baud rate
- Receive buffered
- Multiprocessor communication
- Interrupt generation on the completion of a data transmission or reception
- · Baud-rate generator with fractional divider for generating a wide range of baud rates
- · Hardware logic for break and synch byte detection

20.2 Introduction

The UART provides a full-duplex asynchronous receiver/transmitter, i.e., it can transmit and receive simultaneously. It is also receive-buffered, i.e., it can commence reception of a second byte before a previously received byte has been read from the receive register. However, if the first byte still has not been read by the time reception of the second byte is complete, one of the bytes will be lost. The serial port receive and transmit registers are both accessed at Special Function Register (SFR) SBUF. Writing to SBUF loads the transmit register, and reading SBUF accesses a physically separate receive register.

20.2.1 Block Diagram




Figure 168 UART Block Diagram



20.3 UART Modes

The UART can be used in four different modes. In mode 0, it operates as an 8-bit shift register. In mode 1, it operates as an 8-bit serial port. In modes 2 and 3, it operates as a 9-bit serial port. The only difference between mode 2 and mode 3 is the baud rate, which is fixed in mode 2 but variable in mode 3. The variable baud rate is set by the underflow rate on the dedicated baud-rate generator.

The different modes are selected by setting bits SM0 and SM1 to their corresponding values, as shown in **Table 136**.

Table 136 UART Modes

SM0	SM1	Operating Mode	Baud Rate
0	0	Mode 0: 8-bit shift register	$f_{PCLK}/2$
0	1	Mode 1: 8-bit shift UART	Variable
1	0	Mode 2: 9-bit shift UART	$f_{PCLK}/64$
1	1	Mode 3: 9-bit shift UART	Variable

The UART1 is connected to the integrated LIN transceiver, and to GPIO for test purpose. The UART2 is connected to GPIO only.

20.3.1 Mode 0, 8-Bit Shift Register, Fixed Baud Rate

In mode 0, the serial port behaves as an 8-bit shift register. Data is shifted in through RXD, and out through RXDO, while the TXD line is used to provide a shift clock which can be used by external devices to clock data in and out.

The transmission cycle is activated by a write to SBUF. For the next seven machine cycles, the contents of the transmit shift register are shifted right one position and a zero shifted in from the left so that when the MSB of the data byte is at the output position, it has a 1 and a sequence of zeros to its left. The control block then executes one last shift before setting the TI bit.

Reception is started by the condition REN = 1 and RI = 0. At the start of the reception cycle, 11111110_B is written to the receive shift register. In each machine cycle that follows, the contents of the shift register are shifted left one position and the value sampled on the RXD line in the same machine cycle is shifted in from the right. When the 0 of the initial byte reaches the leftmost position, the control block executes one last shift, loads SBUF and sets the RI bit

The baud rate for the transfer is fixed at $f_{PCLK}/2$ where f_{PCLK} is the input clock frequency, i.e. one bit per machine cycle.

20.3.2 Mode 1, 8-Bit UART, Variable Baud Rate

In mode 1, the UART behaves as an 8-bit serial port. A start bit (0), 8 data bits, and a stop bit (1) are transmitted on TXD or received on RXD at a variable baud rate.

The transmission cycle is activated by a write to SBUF. The data is transferred to the transmit shift register and a 1 is loaded to the 9th bit position (as in mode 0). At phase 1 of the machine cycle after the next rollover in the divide-by-16 counter, the start bit is copied to TXD, and data is activated one bit time later. One bit time after the data is activated, the data starts getting shifted right with zeros shifted in from the left. When the MSB gets to the output position, the control block executes one last shift and sets the TI bit.

Reception is started by a high to low transition on RXD (sampled at 16 times the baud rate). The divide-by-16 counter is then reset and 1111 1111_B is written to the receive register. If a valid start bit (0) is then detected (based on two out of three samples), it is shifted into the register followed by 8 data bits. If the transition is not followed by a valid start bit, the controller goes back to looking for a high to low transition on RXD. When the start bit reaches the leftmost position, the control block executes one last shift, then loads SBUF with the 8 data bits, loads RB8



(SCON.2) with the stop bit, and sets the RI bit, provided RI = 0, and either SM2 = 0 (see Section 20.4) or the received stop bit = 1. If none of these conditions is met, the received byte is lost.

The associated timings for transmit/receive in mode 1 are illustrated in Figure 169.




Figure 169 Serial Interface, Mode 1, Timing Diagram



20.3.3 Mode 2, 9-Bit UART, Fixed Baud Rate

In mode 2, the UART behaves as a 9-bit serial port. A start bit (0), 8 data bits plus a programmable 9th bit and a stop bit (1) are transmitted on TXD or received on RXD. The 9th bit for transmission is taken from TB8 (SCON.3) while for reception, the 9th bit received is placed in RB8 (SCON.2).

The transmission cycle is activated by a write to SBUF. The data is transferred to the transmit shift register and TB8 is copied into the 9th bit position. At phase 1 of the machine cycle following the next rollover in the divide-by-16 counter, the start bit is copied to TXD and data is activated one bit time later. One bit time after the data is activated, the data starts shifting right. For the first shift, a stop bit (1) is shifted in from the left and for subsequent shifts, zeros are shifted in. When the TB8 bit gets to the output position, the control block executes one last shift and sets the TI bit.

Reception is started by a high to low transition on RXD (sampled at 16 times the baud rate). The divide-by-16 counter is then reset and 1111 1111_B is written to the receive register. If a valid start bit (0) is then detected (based on two out of three samples), it is shifted into the register followed by 8 data bits. If the transition is not followed by a valid start bit, the controller goes back to looking for a high to low transition on RXD. When the start bit reaches the leftmost position, the control block executes one last shift, then loads SBUF with the 8 data bits, loads RB8 (SCON.2) with the 9th data bit, and sets the RI bit, provided RI = 0, and either SM2 = 0 (see Section 20.4) or the 9th bit = 1. If none of these conditions is met, the received byte is lost.

The baud rate for the transfer is fixed at $f_{\rm PCLK}/64$.



20.3.4 Mode 3, 9-Bit UART, Variable Baud Rate

Mode 3 is the same as mode 2 in all respects except that the baud rate is variable.

In all modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is initiated in the modes by the incoming start bit if REN = 1.

The serial interface also provides interrupt requests when transmission or reception of the frames has been completed. The corresponding interrupt request flags are TI or RI, respectively. If the serial interrupt is not used (i.e., serial interrupt not enabled), TI and RI can also be used for polling the serial interface.

The associated timings for transmit/receive in modes 2 and 3 are illustrated in Figure 170.




Figure 170 Serial Interface, Modes 2 and 3, Timing Diagram



20.4 Multiprocessor Communication

Modes 2 and 3 have a special provision for multiprocessor communication using a system of address bytes with bit 9 = 1 and data bytes with bit 9 = 0. In these modes, 9 data bits are received. The 9th data bit goes into RB8. The communication always ends with one stop bit. The port can be programmed such that when the stop bit is received, the serial port interrupt will be activated only if RB8 = 1.

This feature is enabled by setting bit SM2 in SCON. One of the ways to use this feature in multiprocessor systems is described in the following paragraph.

When the master processor wants to transmit a block of data to one of several slaves, it first sends out an address byte that identifies the target slave. An address byte differs from a data byte in that the 9th bit is 1 in an address byte and 0 in a data byte. With SM2 = 1, no slave will be interrupted by a data byte. An address byte, however, will interrupt all slaves, so that each slave can examine the received byte and see if it is being addressed. The addressed slave will clear its SM2 bit and prepare to receive the data bytes that will be coming. The slaves that were not being addressed retain their SM2s as set and ignore the incoming data bytes.

Bit SM2 has no effect in mode 0. SM2 can be used in mode 1 to check the validity of the stop bit. In a mode 1 reception, if SM2 = 1, the receive interrupt will not be activated unless a valid stop bit is received.



20.5 Baud Rate Generation

There are several ways to generate the baud rate clock for the serial port, depending on the mode in which they are operating.

The baud rates in modes 0 and 2 are fixed to $f_{PCLK}/2$ and $f_{PCLK}/64$ respectively, while the variable baud rate in modes 1 and 3 is generated based on the setting of the Baud-rate generator in SCU (see Section 20.5.1).

"Baud rate clock" and "baud rate" must be distinguished from each other. The serial interface requires a clock rate that is 16 times the baud rate for internal synchronization. Therefore, the UART baud-rate generator must provide a "baud rate clock" to the serial interface where it is divided by 16 to obtain the actual "baud rate". The abbreviation f_{PCLK} refers to the input clock frequency.

20.5.1 Baud-rate Generator

The baud-rate generator in SCU is used to generate the variable baud rate for the UART in modes 1 and 3. It has programmable 11-bit reload value, 3-bit prescaler and 5-bit fractional divider.

The baud-rate generator is clocked derived via a prescaler (f_{DIV}) from the input clock f_{PCLK} . The baud rate timer counts downwards and can be started or stopped through the baud rate control run bit BCON.R. Each underflow of the timer provides one clock pulse to the serial channel. The timer is reloaded with the 11-bit BR_VALUE stored in its reload register BG each time it underflows. The duration between underflows depends on the 'n' value in the fractional divider, which can be selected by the bits BG.FD_SEL. 'n' times out of 32, the timer counts one cycle more than specified by BR_VALUE. The prescaler is selected by the bits BCON.BRPRE.

Register BG is the dual-function Baud-rate Generator/Reload register. Reading BG returns the contents of the timer, while writing to BG (low byte) always updates the reload register.

The BG should be written only when BCON.R is 0. An auto-reload of the timer with the contents of the reload register is performed one instruction cycle after the next time BCON.R is set. Any write to BG, while BCON.R is set, will be ignored.

The baud rate of the baud-rate generator depends on the following bits and register values:

- Input clock f_{PCLK}
- Value of bit field BCON.BRPRE.
- Value of bit field BG.FD_SEL
- Value of the 11-bit reload value BG.BR VALUE

Figure 171 shows a simplified block diagram of the baud rate generator.




Figure 171 Simplified Baud Rate Generator Block Diagram

The following formula calculate the final baud rate.

(11)

Baud rate =
$$\frac{f_{PCLK}}{16 \times PRE \times \left(BR_{VALUE} + \frac{n}{32}\right)}$$



The value of PRE (prescaler) is chosen by the bit field BCON.BRPRE. BR_VALUE represents the contents of the reload value, taken as unsigned 11-bit integer from the bit field BG.BR_VALUE. n/32 is defined by the fractional divider selection in bit field BG.FDSEL.

The maximum baud rate that can be generated is limited to $f_{PCLK}/32$. Hence, for module clocks of 40 MHz and 24 MHz, the maximum achievable baud rate is 1.25 MBaud and 0.75 MBaud respectively.

Table 137 and **Table 138** list various commonly used baud rates together with their corresponding parameter settings and the deviation errors compared to the intended baud rate.

Table 137 Typical Baud Rates of UART ($f_{PCLK} = 40 \text{ MHz}$)

Baud rate $(f_{PCLK} = 40 \text{ MHz})$	PRE	Reload Value (BR_VALUE)	Fractional Divider Selection (FD_NUM)	BG Register ¹⁾	Deviation Error
115.2 kBaud	1 (BRPRE = 000)	21 (15 _H)	22 (16 _H)	02B6 _H	+0.06%
20 kBaud	1 (BRPRE = 000)	125 (7D _H)	0 (0 _H)	0FA0 _H	0.00%
19.2 kBaud	1 (BRPRE = 000)	130 (82 _H)	7 (7 _H)	1047 _H	-0.01%
9600 Baud	2 (BRPRE = 001)	130 (82 _H)	7 (7 _H)	1047 _H	-0.01%
4800 Baud	4 (BRPRE = 010)	130 (82 _H)	7 (7 _H)	1047 _H	-0.01%
2400 Baud	8 (BRPRE = 011)	130 (82 _H)	7 (7 _H)	1047 _H	-0.01%

¹⁾ The value of the 16-bit BG register is obtained by concatenation the 11-bit BRVALUE and 5-bit FD_NUM into a 16-bit value.

Table 138 Typical Baud Rates of UART (f_{PCLK} = 24 MHz)

Baud rate (f _{PCLK} = 24 MHz)	PRE	Reload Value (BR_VALUE)	Fractional Divider Selection (FD_NUM)	BG Register ¹⁾	Deviation Error
115.2 kBaud	1 (BRPRE = 000)	13 (0D _H)	1 (01 _H)	01A1 _H	-0.08%
20 kBaud	1 (BRPRE = 000)	75 (4B _H)	0 (00 _H)	0960 _H	+0.00%
19.2 kBaud	1 (BRPRE = 000)	78 (4E _H)	4 (04 _H)	09C4 _H	+0.00%
9600 Baud	2 (BRPRE = 001)	78 (4E _H)	4 (04 _H)	09C4 _H	+0.00%
4800 Baud	4 (BRPRE = 010)	78 (4E _H)	4 (04 _H)	09C4 _H	+0.00%
2400 Baud	8 (BRPRE = 011)	78 (4E _H)	4 (04 _H)	09C4 _H	+0.00%

¹⁾ The value of the 16-bit BG register is obtained by concatenation the 11-bit BRVALUE and 5-bit FD_NUM into a 16-bit value.



20.6 LIN Support in UART

The UART module can be used to support the Local Interconnect Network (LIN) protocol for both master and slave operations. The LIN baud rate detection feature, which consists of the hardware logic for Break and Synch Byte detection, provides the capability to detect the baud rate within LIN protocol using Timer 2. This allows the UART module to be synchronized to the LIN baud rate for data transmission and reception.

20.6.1 LIN Protocol

LIN is a holistic communication concept for local interconnected networks in vehicles. The communication is based on the SCI (UART) data format, a single-master/multiple-slave concept, a clock synchronization for nodes without stabilized time base. An attractive feature of LIN is self-synchronization of the slave nodes without a crystal or ceramic resonator, which significantly reduces the cost of hardware platform. Hence, the baud rate must be calculated and returned with every message frame.

The structure of a LIN frame is shown in Figure 172. The frame consists of the:

- header, which comprises a Break (13-bit time low), Synch Byte (55_H), and ID field
- · response time
- data bytes (according to UART protocol)
- checksum




Figure 172 The Structure of LIN Frame

Each byte field is transmitted as a serial byte, as shown in **Figure 173**. The LSB of the data is sent first and the MSB is sent last. The start bit is encoded as a bit with value zero (dominant) and the stop bit is encoded as a bit with value one (recessive).




Figure 173 The Structure of Byte Field

The break is used to signal the beginning of a new frame. It is the only field that does not comply with **Figure 173**. A break is always generated by the master task (in the master mode) and it must be at least 13 bits of dominant value, including the start bit, followed by a break delimiter, as shown in **Figure 174**. The break delimiter will be at least one nominal bit time long.

A slave node will use a break detection threshold of 11 nominal bit times.






Figure 174 The Break Field

Synch Byte is a specific pattern for determination of time base. The byte field is with the data value 55_H , as shown in **Figure 175**.

A slave task is always able to detect the Break/Synch sequence, even if it expects a byte field (assuming the byte fields are separated from each other). If this happens, detection of the Break/Synch sequence will abort the transfer in progress and processing of the new frame will commence.




Figure 175 The Synch Byte Field

The slave task will receive and transmit data when an appropriate ID is sent by the master:

- 1. Slave waits for Synch Break
- 2. Slave synchronizes on Synch Byte
- 3. Slave snoops for ID
- 4. According to ID, slave determines whether to receive or transmit data, or do nothing
- 5. When transmitting, the slave sends 2, 4 or 8 data bytes, followed by check byte

20.6.2 LIN Header Transmission

LIN header transmission is only applicable in master mode. In the LIN communication, a master task decides when and which frame is to be transferred on the bus. It also identifies a slave task to provide the data transported by each frame. The information needed for the handshaking between the master and slave tasks is provided by the master task through the header portion of the frame.

The header consists of a break and synch pattern followed by an identifier. Among these three fields, only the break pattern cannot be transmitted as a normal 8-bit UART data. The break must contain a dominant value of 13 bits or more to ensure proper synchronization of slave nodes.

In the LIN communication, a slave task is required to be synchronized at the beginning of the protected identifier field of frame. For this purpose, every frame starts with a sequence consisting of a break field followed by a synch byte field. This sequence is unique and provides enough information for any slave task to detect the beginning of a new frame and be synchronized at the start of the identifier field.

20.6.2.1 Automatic Synchronization to the Host

Upon entering LIN communication, a connection is established and the transfer speed (baud rate) of the serial communication partner (host) is automatically synchronized in the following steps that are to be included in user software:

STEP 1: Initialize interface for reception and timer for baud rate measurement

STEP 2: Wait for an incoming LIN frame from host

STEP 3: Synchronize the baud rate to the host



STEP 4: Enter for Master Request Frame or for Slave Response Frame

The next sections, Section 20.6.2.2, Section 20.6.2.3 and Section 20.6.2.4 provide some hints on setting up the microcontroller for baud rate detection of LIN.

Note: Re-synchronization and setup of baud rate are always done for **every** Master Request Header or Slave Response Header LIN frame.

20.6.2.2 Initialization of Break/Synch Field Detection Logic

The LIN baud rate detection feature provides the capability to detect the baud rate within the LIN protocol using Timer 2. Initialization consists of:

- Serial port of the microcontroller set to Mode 1 (8-bit UART, variable baud rate) for communication.
- Provide the baud rate range via bit field BCON.BGSEL.
- Toggle BCON.BRDIS bit (set the bit to 1 before clearing it back to 0) to initialize the Break/Synch detection logic.
- Clear all status flags LINST.BRK, LINST.EOFSYN and LINST.ERRSYN to 0.
- Timer 2 is set to capture mode with falling edge trigger at pin T2EX. Bit T2MOD.EDGESEL is set to 0 by default and bit T2CON.CP/RL2 is set to 1.
- Timer 2 external events are enabled. T2CON. EXEN2 is set to 1. (EXF2 flag is set when a negative transition occurs at pin T2EX)
- fT2 can be configured by bit field T2MOD.T2PRE.

20.6.2.3 Baud Rate Range Selection

The Synch Break and Synch Byte detection logic supports a maximum number of bits in the Break field as defined by **Equation (12)**.

(12)

Maximum number of bits = Baud Rate
$$\times \frac{4095}{\text{Sample Frequency}}$$

The sample frequency is given by Equation (13).

(13)

Sample Frequency =
$$\frac{f_{PCLK}}{8 \times 2^{BGSEL}}$$

If the maximum number of bits in the Break field is exceeded, the internal counter will overflow, which results in a baudrate detection error. Therefore, an appropriate BGSEL value has to be selected for the required baudrate detection range.

The baud rate range defined by different BGSEL settings is shown in **Table 139**. The BGSEL settings and baudrate ranges are valid for a synch break field of 13 bits.

Table 139 BGSEL Bit Field Definition for Different Input Frequencies

$f_{ t PCLK}$	BGSEL	Baud Rate Select for Detection $f_{\rm pclk}/(2184^*2^{\rm BGSEL})$ to $f_{\rm pclk}/(72^*2^{\rm BGSEL})$	
40 MHz	00 _B	18.3 kHz to 555.6 kHz	
	01 _B	9.2 kHz to 277.8 kHz	
	10 _B	4.6 kHz to 138.9 kHz	
	11 _B	2.3 kHz to 69.4 kHz	



Table 139 BGSEL Bit Field Definition for Different Input Frequencies (cont'd)

$f_{ t PCLK}$	BGSEL	Baud Rate Select for Detection $f_{\rm pclk}/(2184^*2^{\rm BGSEL})$ to $f_{\rm pclk}/(72^*2^{\rm BGSEL})$	
24 MHz	00 _B	11 kHz to 333.3 kHz	
	01 _B	5.5 kHz to 166.7 kHz	
	10 _B	2.8 kHz to 83.3 kHz	
	11 _B	1.4 kHz to 41.7 kHz	

Each BGSEL setting supports a range of baud rate for Synch Break and Synch Byte detection. If the baud rate used is outside the defined range, the Synch Break and Synch Byte may not be detected correctly. In order to determine the right BGSEL range the following equation helps selecting the right range:

n = f_{SYS} / Master_BaudRate

if n > 576 then BGSEL = 3

if n > 288 then BGSEL = 2

if n > 144 then BGSEL = 1

if n > 72 then BGSEL = 0

For any value n smaller than 72 a proper Synch Break and Synch Byte detection may not be given.

Since a given BGSEL value defines a certain master baudrate range, alternatively the recognized synch break length can be considered for given master baudrates. The **Table 140** lists the recognized synch break length in master baudrate bit times depending on the system frequency, the BGSEL setting and the master baudrate. The table lists nominal values, clock tolerances are not taken into account. Furthermore these values are only for user guidance, proper evaluation in the user application should still be considered.

Table 140 Recognized Synch Break Length in bit times for a given system frequency, BGSEL selection and master baudrate

$f_{ t PCLK}$	BGSEL	9600 baud [bits]	10400 baud [bits]	19200 baud [bits]
40 MHz	00 _B	-	-	1115
	01 _B	1115	1116	1130
	10 _B	1130	1132	1160
	11 _B	1160	1165	11120
24 MHz	00 _B	1112	1113	1125
	01 _B	1125	1127	1150
	10 _B	1150	1154	11100
	11 _B	11100	11108	11200



20.6.2.4 LIN Baud Rate Detection

This chapter gives an example on how the hardware features can be used to detect a Synch Break and how to measure the LIN master baud rate.

The baud rate detection for LIN is shown in Figure 176.

The Header LIN frame consists of the:

- Synch Break (13 bit times low or higher)
- Synch Byte (55_H)
- · Protected ID field

where only the Synch Break and Synch Byte is of interest for the baud rate detection. The LIN header is not even displayed in **Figure 176**.




Figure 176 LIN Auto Baud Rate Detection

The Timer2 (**Chapter 17**) is used to measure the baud rate of the LIN master. For this purpose the Timer2 should be configured to operate in capture mode. Timer2 should start on a falling edge on the T2EX signal, which is by default connected to the internal LIN transceiver. Furthermore the Timer2 should be configured to capture T2EX on the falling edge as well. The **LINST**.BGSEL should be set to a value which coveres the expected baud rate of the LIN master to be able to recognize the Synch Break. **Table 139** gives possible values for $f_{SYS} = 24MHz$ and 40MHz. For any other system frequencies the correct LINST.BGSEL values has to be calculated according to the formula given along with the table. E.g. for $f_{SYS} = 40$ MHz a value of LINST.BGSEL = 3 would be a good choice.

Timer2 starts with the falling edge on LIN line at the beginning of the Synch Break and triggers an interrupt. Inside this ISR the Timer2 should be stopped by the user and the Timer2 counter values has to be reset, because at this time the Timer2 value is not of interrest, the main purpose of this ISR is to reset and arm the Timer2 again. To avoid any undesired interrupts during the following Synch Byte the Timer2 external interrupt should be disabled. The Timer2 is now ready to start again on the next falling edge of the LIN line, with the start bit of the Synch Byte Field. The Timer2 now captures the current count value in its capture register on every falling edge of the LIN signal (Synch Byte). On every falling edge the previous captured timer value will be overwritten.

The LINST.BRK signals a valid Synch Break Field, means the Synch Break Field was at least 11 times longer than the first bit of the Synch Byte. The signal LINST.EOFSYN gets set once a valid Synch Byte was received. The LINST.EOFSYN can be used to trigger an interrupt in which the LINST.BRK should be checked and along with LINST.EOFSYN these flags should be cleared (LINSCLR). Inside this EOFSYS interrupt service routine the user reads the Timer2 capture value which reflects the Timer2 count value at the 8th bit of the Synch Byte. The Timer2 capture value can now be used to calculate the master baud rate and program the UART1 accordingly.

If the Synch Byte was not received properly then the signal LINST.ERRSYN gets set instead of LINST.EOFSYN. Also the signal LINST.ERRSYN can issue an interrupt which could be used to clear the flags and implement an error handling.



Latest at the end of the LIN frame or with the reception of the LINST.ERRSYN signal, the Timer2 external interrupt should be enabled again to be able to trigger on the next falling edge of the Synch Break.



20.7 Module Interfaces

An overview of the UART I/O interface is shown in Figure 177 (UART1) and Figure 178 (UART2).

In mode 0 (the serial port behaves as shift register), data is shifted in through RXD and out through RXDO, while the TXD line is used to provide a shift clock which can be used by external devices to clock data in and out. In modes 1, 2 and 3, the port behaves as an UART. Data is transmitted on TXD and received on RXD.

UART1:

As RXDO is not connected to I/O for UART1, mode 0 is not supported on UART1.

Data that is shifted into and out of the UART through RXD and TXD respectively.

RXD from UART1 can be selected from different sources (LIN or RXD1). This selection is performed within the SCU via SFR bit MODPISEL.URIOS1.

RXD and TXD from UART1 are connected to LIN can be monitored via RXD1 and TXD1 outputs on GPIO (by enabling the alternate outputs), UART1 in LIN mode or LIN monitoring mode.

In addition, UART1 transmission can be disconnected from LIN and provided via input port TXD1 (selected via . MODPISEL.U_TX_CONDIS), UART1 not used.

If UART1 is used as UART, RXD1 is input and TXD1 is output.

UART2:

RXD and TXD from UART2 can be selected from different sources. This selection is performed by the SCU via SFR bit MODPISEL3.URIOS2.




Figure 177 UART1 Module I/O Interface






Figure 178 UART2 Module I/O Interface



20.8 Interrupts

The two UART interrupts can be separately enabled or disabled by setting or clearing their corresponding enable bits in SCU SFR MODIEN. An overview of the UART interrupt sources is shown in **Table 141** and **Table 142**.

Table 141 UART1 Interrupt Sources

Interrupt	Flag	Interrupt Enable Bit
Reception completed	SCON.RI	SCU_MODIEN1.RIEN
Transmission completed	SCON.TI	SCU_MODIEN1.TIEN

Table 142 UART2 Interrupt Sources

Interrupt	Flag	Interrupt Enable Bit	
Reception completed	SCON.RI	SCU_MODIEN2.RIEN	
Transmission completed	SCON.TI	SCU_MODIEN2.TIEN	

20.9 Register Definition

20.9.1 UART Registers

20.9.1.1 UART Control Registers


UART contains the two Special Function Registers (SFRs), SCON and SBUF. SCON is the control register and SBUF is the data register. On reset, both SCON and SBUF return 00_H. The serial port control and status register is the SFR SCON. This register contains not only the mode selection bits, but also the 9th data bit for transmit and receive (TB8 and RB8) and the serial port interrupt bits (TI and RI).

SBUF is the receive and transmit buffer of the serial interface. Writing to SBUF loads the transmit register and initiates transmission. This register is used for both transmit and receive data. Transmit data is written to this location and receive data is read from this location, but the two paths are independent.

Reading out SBUF accesses a physically separate receive register.



SBL	JF
-----	----



Field	Bits	Type	Description
VAL	[7:0]	rwh	Serial Interface Buffer Register

SCON

Serial Channel Control Register			(00 _H)			Res	set Value: 00 _H
7	6	5	4	3	2	1	0
SM0	SM1	SM2	REN	ТВ8	RB8	TI	RI
rw	rw	rw	rw	rw	rwh	rwh	rwh

Field	Bits	Туре	Description
RI	0	rwh	Receive Interrupt Flag This is set by hardware at the end of the 8th bit on mode 0, or at the half point of the stop bit in modes 1, 2, and 3. Flag can be set by software by writing 1 to RI Flag must be cleared by software in SCONCLR.RICLR.
TI	1	rwh	Transmit Interrupt Flag This is set by hardware at the end of the 8th bit in mode 0, or at the beginning of the stop bit in modes 1, 2, and 3. Flag can be set by software by writing 1 to TI Flag must be cleared by software in SCONCLR.TICLR.
RB8	2	rwh	Serial Port Receiver Bit 9 In modes 2 and 3, this is the 9th data bit received. In mode 1, this is the stop bit received. In mode 0, this bit is not used.
TB8	3	rw	Serial Port Transmitter Bit 9 In modes 2 and 3, this is the 9th data bit sent.
REN	4	rw	Enable Receiver of Serial Port 0 _B Serial reception is disabled. 1 _B Serial reception is enabled.
SM2	5	rw	Enable Serial Port Multiprocessor Communication in Modes 2 and 3 In mode 2 or 3, if SM2 is set to 1, RI will not be activated if the received 9th data bit (RB8) is 0. In mode 1, if SM2 is set to 1, RI will not be activated if a valid stop bit (RB8) was not received. In mode 0, SM2 should be 0.



Field	Bits	Type	Description	
SM1,	6,	rw	Serial Port Operating Mode Selection	
SM0	7		$00_{\rm B}$ Mode 0: 8-bit shift register, fixed baud rate ($f_{\rm PCLK}/2$).	
			01 _B Mode 1: 8-bit UART, variable baud rate.	
			10 _B Mode 2: 9-bit UART, fixed baud rate ($f_{PCLK}/64$ or $f_{PCLK}/32$).	
			11 _B Mode 3: 9-bit UART, variable baud rate.	



20.9.1.2 Baud-Rate Generator Control and Status Registers

BCON1 Baud Rate Co BCON2 Baud Rate Co	-			3 _H) 3 _H)			set Value: 00 _H
7	6	5	4	3	2	1	0
	R	ES	ı		BRPRE		R
		r			rw		rw

Field	Bits	Type	Description
R	0	rw	Baud Rate Generator Run Control Bit
			0 _B Baud-rate generator disabled.
			1 _B Baud-rate generator enabled.
			Note: BR_VALUE should only be written if $R = 0$.
BRPRE	[3:1]	rw	Prescaler Bit
			Selects the input clock for $f_{\rm DIV}$ which is derived from the peripheral
			clock.
			000_B fDIV = fPCLK
			001_B fDIV = fPCLK/2
			010_B fDIV = fPCLK/4
			011 _B fDIV = fPCLK/8
			100_B fDIV = fPCLK/16
			101_B fDIV = fPCLK/32
			Others: reserved
RES	[7:4]	r	Reserved
			Returns 0 if read; should be written with 0.



LINST

	LIN Status R	Register		(94	1 _H)		Re	eset Value: 00 _H
	7	6	5	4	3	2	1	0
	RES	SYNEN	ERRSYN	EOFSYN	BRK	ВС	SEL	BRDIS
L	r	rw	r	r	r	r	W	rw

Field	Bits	Type	Description
BRDIS	0	rw	Baud Rate Detection Disable 0 _B Break/Synch detection is enabled. 1 _B Break/Synch detection is disabled.
BGSEL	[2:1]	rw	Baud Rate Select for Detection For different values of BGSEL, the baud rate range for detection is defined by the following formula: fpclk/(2184*2^BGSEL) < baud rate range < f_{pclk} /(72*2^BGSEL) where BGSEL = 00_B , 01_B , 10_B , 11_B . See Table 137 for bit field BGSEL definition for different input frequencies.
BRK	3	r	Break Field Flag This bit is set by hardware and can only be cleared by software. 0 _B Break Field is not detected. 1 _B Break Field is detected.
EOFSYN	4	r	End of SYN Byte Interrupt Flag This bit is set by hardware and can only be cleared by software. 0 _B End of SYN Byte is not detected. 1 _B End of SYN Byte is detected.
ERRSYN	5	r	SYN Byte Error Interrupt Flag This bit is set by hardware and can only be cleared by software. 0 _B Error is not detected in SYN Byte. 1 _B Error is detected in SYN Byte.
SYNEN	6	rw	End of SYN Byte and SYN Byte Error Interrupts Enable 0 _B End of SYN Byte and SYN Byte Error Interrupts are not enabled. 1 _B End of SYN Byte and SYN Byte Error Interrupts are enabled.
RES	7	r	Reserved Returns 0 if read; should be written with 0.



LINSCLR



Field	Bits	Type	Description
Res	2:0	r	Reserved Returns 0 if read; should be written with 0.
BRKC	3	w	Break Field Flag Clear This bit is set by software and can only be cleared by hardware. 0 _B Break Field flag is not cleared. 1 _B Break Field is cleared.
EOFSYNC	4	w	End of SYN Byte Interrupt Flag Clear This bit is set by software and can only be cleared by hardware. 0 _B End of SYN Byte Interrupt Flag is not cleared. 1 _B End of SYN Byte is cleared.
ERRSYNC	5	w	SYN Byte Error Interrupt Flag This bit is set by software and can only be cleared by hardware. 0 _B Error in SYN Byte Error Interrupt Flag is not cleared. 1 _B Error in SYN Byte cleared.
Res	7:6	r	Reserved Returns 0 if read; should be written with 0.



20.9.1.3 Baud-Rate Generator Timer/Reload Registers

The low and high bytes of the baud rate timer/reload register BG contains the 11-bit reload value for the baud rate timer and the 5-bit fractional divider selection.

Reading the low byte of register BG returns the content of the lower three bits of the baud rate timer and the FD_SEL setting, while reading the high byte returns the content of the upper 8 bits of the baud rate timer.

Writing to register BG loads the baud rate timer with the reload and fractional divider values from the BG register, the first instruction cycle after BCON.R is set.

BG should only be written if R = 0.

Note: The Baud-rate Generator Timer/Reload registers are located inside the SCU_DM module. For accessing them, the base address of the SCU_DM module has to be used.

BGL₁ Baud Rate Timer/Reload Register 1, Low Byte (8C_H) Reset Value: 00_H BGL₂ Baud Rate Timer/Reload Register 2, Low Byte (9C_H) Reset Value: 00_H 7 2 6 3 0 **BR VALUE** FD SEL rwh rw

Field	Bits	Type	Description
FD_SEL	[4:0]	rw	Fractional Divider Selection Selects the fractional divider to be n/32, where n is the value of FD_SEL and is in the range of 0 to 31.
			For example, writing 0001 _B to FD_SEL selects the fractional divider to be1/32.
BR_VALUE	[7:5]	rwh	Note: Fractional divider has no effect if BR_VALUE = 000 _H . Baud Rate Timer/Reload Value The lower three bits of the 11-bit Baud Rate Timer/Reload value. See description in BGH register.



BGH1

Baud Rate Timer/Reload Register 1, High Byte (90_H) Reset Value: 00_H

BGH2

Baud Rate Timer/Reload Register 2, High Byte (A0_H) Reset Value: 00_H

	7	6	5	4	3	2	1	0
		I	I	DD V	/ALIJE	ı	1	
	BR_VALUE							
J	rwh							

Field	Bits	Type	Description
BR_VALUE	[7:0]	rwh	Baud Rate Timer/Reload Value
			The upper 8 bits of the 11-bit Baud Rate Timer/Reload value.
			The definition of the 11-bit reload value is as follows:
			000 _H Baud-rate timer is bypassed.
			001 _H 1
			002 _H 2
			: :
			: :
			: :
			7FE _H 2046
			7FF _H 2047

 SCONCLR

 SCON Clear Register
 (08_H)
 Reset Value: 00_H

 7
 6
 5
 4
 3
 2
 1
 0

 RES
 TICLR
 RICLR

Field	Bits	Туре	Description	
RES	[7:2]	r	Reserved Returns 0 if read; should be written with 0.	
TICLR	1	W	SCON.TI Clear Flag The definition of the clear flag is as follows: 0 _H TI Flag is not cleared. 1 _B TI Flag is cleared	
RICLR	0	W	Note: read to TICLR always return 0.	
NOLK	U	VV	SCON.RI Clear Flag The definition of the clear flag is as follows: 0 _H RI Flag is not cleared. 1 _B RI Flag is cleared Note: read to RICLR always return 0.	



20.9.2 Register Map

There are two UART kernels in the TLE987xQX, namely UART1 and UART2. UART1 is dedicated for LIN transmission. UART2 is dedicated for external UART communication.

Table 144 lists the addresses of the UART SFRs. **Table 145** lists the addresses of the SCU SFRs dedicated for UART1/2 functionality.

Table 143 shows the UART module base addresses.

Table 143 Registers Address Space

Module	Base Address	End Address	Note	
UART1	4802 0000 _H	4802 1FFF _H		
UART2	4802 2000 _H	4802 3FFF _H		
SCU	5000 5000 _H	5000 5FFF _H		

Table 144 Registers Overview UART

Register Short Name	Register Long Name	Offset Address	Page Number
SCON	Serial Channel Control Register	00 _H	620
SBUF	Serial Data Buffer	04 _H	620
SCONCLR	SCON Clear Register	08 _H	626

Table 145 Registers Overview SCU Module

Register Short Name	Register Long Name	Offset Address	Page Number
BCON1, dedicated for UART1	Baud Rate Control Register 1	88 _H	622
BGL1, dedicated for UART1	Baud Rate Timer/Reload Register 1, Low Byte	8C _H	625
BGH1 dedicated for UART1	Baud Rate Timer/Reload Register 1, High Byte	90 _H	626
LINST dedicated for UART1	LIN Status Register	94 _H	623
BCON2, dedicated for UART2	Baud Rate Control Register 2	98 _H	622
BGL2, dedicated for UART2	Baud Rate Timer/Reload Register 2, Low Byte	9C _H	625
BGH2, dedicated for UART2	Baud Rate Timer/Reload Register 2, High Byte	A0 _H	626



21 LIN Transceiver

21.1 Features

General Functional Features

- Compliant to LIN2.2 standard, backward compatible to LIN1.3, LIN2.0 and LIN 2.1
- Compliant to SAE J2602 (slew rate, receiver hysteresis)

Special Features

- Measurement of LIN master baudrate via Timer 2
- LIN can be used as input/output with SFR bits.
- TxD timeout feature (optional, on by default)

Operation Mode Features

- LIN Sleep Mode (LSLM)
- LIN Receive-Only Mode (LROM)
- LIN Normal Mode (LNM)
- High Voltage Input / Output Mode (LHVIO)

Supported Baud Rates

- Mode for a transmission up to 10.4 kBaud
- Mode for a transmission up to 20 kBaud
- Mode for a transmission up to 40 kBaud
- Mode for a transmission up to 115.2 kBaud

Slope Mode Features

- Normal Slope Mode (20 kbit/s)
- Low Slope Mode (10.4 kbit/s)
- Flash Mode (115.2 kbit/s)

Wake-Up Features

LIN bus wake-up



21.2 Introduction

The LIN Module is a transceiver for the Local Interconnect Network (LIN) compliant to the LIN2.2 standard, backward compatible to LIN1.3, LIN2.0 and LIN2.1. It operates as a bus driver between the protocol controller and the physical network. The LIN bus is a single wire, bi-directional bus typically used for in-vehicle networks, using baud rates between 2.4 kBaud and 20 kBaud. Additionally baud rates up to 115.2 kBaud are implemented.

The LIN Module offers several different operation modes, including a LIN Sleep Mode and the LIN Normal Mode. The integrated slope control allows to use several data transmission rates with optimized EMC performance. For data transfer at the end of line, a Flash Mode up to 115.2 kBaud is implemented. This Flash Mode can be used for data transfer under special conditions for up to 250 kbit/s (in production environment, point-to-point communication with reduced wire length and limited supply voltage).

21.2.1 Block Diagram




Figure 179 LIN Transceiver Block Diagram

21.3 Functional Description



21.3.1 LIN Transceiver Modes

The LIN Module is controlled by an internal state machine which determines the actual state of the transceiver. This state machine is controllable by the SFR interface.




Figure 180 SFR controlled LIN Transceiver State machine

LIN Normal Mode (LNM)

In this mode it is possible to receive and transmit data with low slope, normal slope, fast slope or flash mode. Slope setting is locked during LIN Normal Mode to avoid destruction of communication process. This is blocked by hardware.

LIN Receive-Only Mode (LROM)

In LIN Receive-Only Mode the transmitter is disabled. The receiver is active. This mode can be directly selected by application software or is automatically set upon error detection.

LIN Sleep Mode (LSLM)

In this mode, the transmit and receive functions are disabled, the wake receiver is active. Minimum current consumption is achieved. Wake up via LIN is possible. To disable the wake capability via LIN, the LIN wake can be disabled within the PMU.



LIN High Voltage Input / Output (LHVIO)

This mode is dedicated for using the LIN transceiver as high voltage input/output. In LHVIO Mode the transceiver is controlled by CTRL_STS.LIN_TXD.

The Input status is controlled by CTRL_STS.LIN_TXD and can be red by CTRL_STS.LIN_RXD.

The transitions between the described states can only be executed when corresponding conditions are fulfilled. The detailed description of the transitions can be found below.

LIN Sleep Mode (LSLM) - LIN Receive-Only Mode (LROM) Transition Description

- · LSLM LROM transition is executed when:
 - MODE is configured to LIN Receive-Only Mode and
 - Feedback signals of Mode and Slope Mode are ok and
 - HV Mode bit is not set
- LROM LSLM transition is executed when:
 - MODE is configured to LIN Sleep Mode

LIN Sleep Mode (LSLM) - LIN Normal Mode (LNM) Transition Description

- LSLM LNM transition is executed when:
 - MODE is configured to LIN Normal Mode and
 - Feedback signals of Mode and Slope Mode are ok and
 - HV Mode bit is not set and
 - VS undervoltage flag (VS UV STS) is not set
 - LIN transceiver LIN_OT_STS and OC_STS are not set and
 - no TXD TMOUT is set
- LNM LSLM transition is executed when:
 - MODE is configured LIN Sleep Mode

LIN Normal Mode (LNM) - LIN Receive-Only Mode (LROM) Transition Description

- LNM LROM transition is executed when
 - MODE is configured to LIN Receive-Only Mode or
 - Feedback signals of Mode and Slope Mode are not ok or
 - VS undervoltage flag (VS_UV_STS) is set or
 - LIN transceiver LIN_OT_STS or OC_STS are set or
 - TXD TMOUT is set
- LROM LNM transition is executed when:
 - MODE is configured to LIN Normal Mode and
 - Feedback signals of Mode and Slope Mode are ok (see Chapter 21.3.2) and
 - VS undervoltage flag (VS_UV_STS) is not set and
 - LIN transceiver LIN OT STS and OC STS are not set and
 - no TXD_TMOUT is set

LIN Sleep Mode (LSLM) - LIN High Voltage Input / Output Mode (LHVIO) Transition Description

- · LSLM LHVIO transition is executed when
 - HV MODE flag is set and
 - MODE is configured to LIN Normal Mode after HV MODE flag was set and
 - Feedback signals of Mode and Slope Mode are ok and
 - LIN transceiver LIN_OT_STS and OC_STS are not set
- LHVIO LSLM transition is executed when:
 - MODE is configured to LIN Sleep Mode and
 - HV_MODE flag is set or



- Feedback signals of Mode and Slope Mode are not ok or
- LIN transceiver LIN_OT_STS or OC_STS are set

LIN Specifications 1.3 and 2.0, 2.1

The LIN specification 2.0 is a superset of the 1.3 version offering some additional features. However, it is possible to use the LIN 1.3 slave node in a 2.0 node cluster, as long as the new features are not used. Vice versa it is possible to use a LIN 2.0 node in the 1.3 cluster without using the new features.

The latest version of the LIN specification 2.1 has no changes regarding the physical layer specification of LIN 2.0.



21.3.2 LIN Transceiver Status for Mode Selection

The LIN transceiver provides the possibility to monitor the on chip status through internally generated feedback signals. This provides additional protection functionality for the application to avoid wrong configuration of the transceiver, which may lead to a blocking of communication on the LIN Bus. The table below shows the decoding of feedback signals to check the current status of the transceiver.

Table 146 Decoding of Feedback Signals for LIN Transmitter Mode Settings

MODE_FB[2]	MODE_FB[1]	MODE_FB[0]	Remarks
0	0	0	Mode Error
0	0	1	LIN Sleep Mode
0	1	0	Mode Error
0	1	1	Mode Error
1	0	0	Mode Error
1	0	1	LIN Receive-Only Mode
1	1	0	Mode Error
1	1	1	LIN Normal Mode

A Mode Error indicates a problem in the LIN configuration. If that applies, check the LIN software configuration, and whenever this does not improve the mode feedback it is recommended to enter Sleep Mode.

21.3.3 LIN Transceiver Error Handling

The LIN Module provides error handling for three different cases:

LIN Transceiver TxD Timeout

If the internal UART TxD signal is dominant for the time $t > t_{timeout}$, the TxD timeout function deactivates the LIN transmitter output stage temporarily by entering the LIN Receive-Only Mode. The transceiver remains in recessive state. The TxD timeout function prevents the LIN bus from being blocked by a permanent low signal on the TxD pin, caused by a failure. The failure is stored in the TXD_TMOUT flag. The transmitter stage is activated again after the dominant timeout condition is removed and after the TXD_TMOUT flag is cleared by software.

Note: the TxD Timeout feature is automatically deactivated when the transceiver is set to LHVIO Mode.

LIN Transceiver Overcurrent

If the LIN transmitter detects an overcurrent condition $I > I_{BUS,sc}$, the LIN transceiver stays in LIN Normal Mode and the overcurrent status will be stored in the OC_STS flag. The short circuit current is limited to $I_{BUS,sc}$. The OC_STS flag can be cleared by software and will be set again as long as the above condition remains.

To generate an interrupt in case of LIN overcurrent detection, the corresponding interrupt can be enabled by setting the OC IE in the SYS IRQ CTRL 1 register. This interrupt is routed to INTISR[10].

LIN Transceiver Overtemperature

If the LIN transmitter detects an overtemperature condition the transmitter will be deactivated temporarily by entering the LIN Receive-Only Mode. The transceiver remains in recessive state. The failure is stored in the LIN_OT_STS flag. The transmitter stage is activated again after the overtemperature condition is gone and after the LIN_OT_STS flag is cleared by software.

To generate an interrupt in case of LIN overtemperature detection, the corresponding interrupt can be enabled by setting the LIN_OT_IE in the SYS_IRQ_CTRL_1 register. This interrupt is routed to INTISR[10].



21.3.4 Slope Modes

The LIN Module provides some additional slope mode features which can be used for EoL (End of Line) programming or to reduce emission in case of usage of lower baudrates. The configurable slope modes are:

Normal Slope Mode

This mode is usually used to transmit and receive messages on the bus. The selected slew rate setting allows a transmission rate of up to 20 kBaud.

Low Slope Mode

The usage of this mode is linked to a communication with lower baudrate. With this setting the emission of the transmitter can be reduced. The selected slew rate setting allows a transmission rate of up to 10.4 kBaud.

Fast Slope Mode

In this mode it is also possible to transmit and receive messages on the bus. The selected slew rate setting allows a transmission rate of up to 40 kBaud.

Flash Mode

In this mode it is possible to transmit and receive messages on the bus. Transmission rates of up to 115.2 kBaud are allowed due the internal slew rate control. This mode can be used for EoL programming.

Changing Slope Modes

It is not possible to change slope modes when the module is operating in LIN Normal Mode because this would cause transmission errors. For example, to change from Normal Slope Mode to Flash Mode, proceed as follows:

- change to LIN Receive-Only Mode or LIN Sleep Mode;
- configure the desired slope mode; and
- go back to LIN Normal Mode.

21.3.5 LIN Transceiver Slope Mode Status

The LIN transceiver provides the possibility to monitor the on chip status of the slope control through internally generated feedback signals. The table shows the decoding of the feedback signals.

Table 147 Slope Mode Status

FB_SM3	FB_SM2	FB_SM1	Remarks		
0	0	0	LIN module not enabled		
0	0	1	Low Slope Mode		
0	1	0	Normal Slope Mode		
0	1	1	Fast Slope mode		
1	0	0	Flash Mode		
1	0	1	Slope Mode Error		
1	1	0	Slope Mode Error		
1	1	1	Slope Mode Error		

User's Manual 634 Rev. 1.3, 2017-06-27



21.4 Register Definition

Table 148 shows the module base and end addresses.

Table 148 Register Address Space

Module	Base Address	End Address	Note
LIN	4801E000 _H	4801FFFF _H	

Table 149 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value
Register Definition,		·	
CTRL_STS	LIN Transceiver Control and Status	00 _H	0000 0000 0001 1xxx xxx0 0x10 0000 0111 _B

The registers are addressed wordwise.

The LIN transceiver and the controlling finite state machine can be fully controlled by the following SFR Register.

LIN Transceiver Control and Status

The register is reset by RESET_TYPE_3.

CTRL_STS LIN Transceiver Control and Status							Off 00		000	0 0000	0001 1	xxx xx	x0 0x1		Value 0111 _B
31						25	24	23	22	21	20	19	18		16
			Res				M_SM _ERR _CLR	Res	Res	HV_M ODE	R	es	M	ODE_F	В
	l		r	'			w	r	r	rw	' 	r	'	r	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FB_S M3	FB_S M2	FB_S M1	S	M	RXD	TXD	Res	Res	TXD_ TMOU T_S*		OT_S TS	M_SM _ERR	МО	DE	Res
r	r	r	r	w	r	rw	r	r	r	r	r	r	r\	V	r

Field	Bits	Type	Description
Res	31:25	r	Reserved
			Always read as 0



Field	Bits	Туре	Description		
M_SM_ERR_ CLR	24	W	LIN Transceiver Mode or Slope Mode Error Clear 0 _B Mode or Slope Mode Error Status not clear 1 _B Mode or Slope Mode Error Status clear		
Res	23	r	Reserved Always read as 0		
Res	22	r	Reserved Always read as 0		
HV_MODE	21	rw	LIN Transceiver High Voltage Input - Output Mode 0 _B DISABLE High Voltage Mode Entry is disabled 1 _B ENABLE High Voltage Mode Entry is enabled		
Res	20:19	r	Reserved Always read as "11"		
MODE_FB	18:16	r	Feedback Signals for LIN Transmitter Mode Settings Coding see Table 146		
FB_SM3	15	r	Feedback Signal 3 for Slope Mode Setting Coding see Table 147		
FB_SM2	14	r	Feedback Signal 2 for Slope Mode Setting Coding see Table 147		
FB_SM1	13	r	Feedback Signal 1 for Slope Mode Setting Coding see Table 147		
SM	12:11	rw	LIN Transmitter Slope mode control 00 _B Normal Slope Mode for max. 20 kBaud 01 _B Fast Slope Mode for max. 40 kBaud 10 _B Low Slope Mode for max. 10.4 kBaud 11 _B Flash Mode for max. 150 kBaud _B Note: Slope Mode can not be changed in Normal Mode		
RXD	10	r	Output Signal of Receiver Can be used to monitor the Receiver Output		
TXD	9	rw	LIN Transmitter switch on (only used when HV_MODE is set) 0 _B Pull Down LIN Line Transmitter is switched on 1 _B Pull Up Resistor is active Transmitter is switched off		
Res	8	r	Reserved Always read as 0		
Res	7	r	Reserved Always read as 0		
TXD_TMOUT_ STS	6	r	LIN TXD time-out status 0 _B NO_TIMEOUT no time-out occurred 1 _B TIMEOUT time-out occurred		
OC_STS	5	r	LIN Receiver Overcurrent Status 0 _B no Overcurrent overcurrent status occurred 1 _B Overcurrent overcurrent status occurred		
OT_STS	4	r	LIN Receiver Overtemperature Status 0 _B no Overtemperature overtemperature occurred 1 _B Overtemperature overtemperature occurred		



Field	Bits	Туре	Description
M_SM_ERR	3	r	LIN Transceiver Mode or Slope Mode Error 0 _B no Mode or Slope Mode Error Status (see corresponding feedback bits) 1 _B Mode or Slope Mode Error Status (see corresponding feedback bits)
MODE	2:1	rw	LIN transceiver power mode control 00 _B LIN Sleep Mode LIN module switched to LIN Sleep Mode 01 _B LIN Receive-Only Mode LIN module switched to LIN Receive Only Mode 10 _B n.u. not used 11 _B LIN Normal Mode LIN module switched to LIN Normal Mode
Res	0	r	Reserved Always read as 1



22 High-Speed Synchronous Serial Interface (SSC1/SSC2)

22.1 Features

- · Master and Slave Mode operation
 - Full-duplex or half-duplex operation
- Transmit and receive buffered
- Flexible data format
 - Programmable number of data bits: 2 to 16 bits
 - Programmable shift direction: Least Significant Bit (LSB) or Most Significant Bit (MSB) shift first
 - Programmable clock polarity: idle low or high state for the shift clock
 - Programmable clock/data phase: data shift with leading or trailing edge of the shift clock
- · Variable baud rate
- Compatible with Serial Peripheral Interface (SPI)
- · Interrupt generation
 - On a transmitter empty condition
 - On a "receiver full" condition
 - On an error condition (receive, phase, baud rate, transmission error)



22.2 Introduction

The High-Speed Synchronous Serial Interface (SSC) supports both full-duplex and half-duplex serial synchronous communication. The serial clock signal can be generated by the SSC internally (master mode), using its own 16-bit baud rate generator, or can be received from an external master (slave mode). Data width, shift direction, clock polarity, and phase are programmable. This allows communication with SPI-compatible devices or devices using other synchronous serial interfaces.

Data is transmitted or received on TXD and RXD lines, which are normally connected to the MTSR (MasterTransmit/Slave Receive) and MRST (Master Receive/Slave Transmit) pins. The clock signal is output via line MS_CLK (Master Serial Shift Clock) or input via line SS_CLK (Slave Serial Shift Clock). Both lines are normally connected to the pin SCLK. Transmission and reception of data are double-buffered.

22.2.1 Block Diagram

Figure 181 shows all functional relevant interfaces associated with the SSC Kernel.




Figure 181 SSC Interface Diagram



22.3 Functional Description

22.3.1 SSC1 and SSC2 Modes Overview

The SSC supports full-duplex and half-duplex synchronous communication up to 20 MBaud (@ 40 MHz module clock). The serial clock signal can be generated by the SSC itself (Master Mode) or can be received from an external master (Slave Mode). Data width, shift direction, clock polarity, and phase are programmable. This allows communication with SPI-compatible devices. Transmission and reception of data is double-buffered. A 16-bit baud-rate generator provides the SSC with a separate serial clock signal.

The SSC can be configured in a very flexible way, so it can be used with other synchronous serial interfaces, can serve for master/slave or multimaster interconnections or can operate compatible with the popular SPI interface. Thus, the SSC can be used to communicate with shift registers (I/O expansion), peripherals (e.g. EEPROMs, etc.) or other controllers (networking). The SSC supports half-duplex and full-duplex communication. Data is transmitted or received on lines TXD and RXD, normally connected with pins MTSR (Master Transmit/Slave Receive) and MRST (Master Receive/Slave Transmit). The clock signal is output via line MS_CLK (Master Serial Shift Clock) or input via line SS CLK (Slave Serial Shift Clock). Both lines are normally connected to pin SCLK.




Figure 182 Synchronous Serial Channel SSC Block Diagram



22.3.2 Operating Mode Selection

The operating mode of the serial channel SSC is controlled by its control register CON. This register serves two purposes:

- During programming (SSC disabled by CON.EN = 0), it provides access to a set of control bits
- During operation (SSC enabled by CON.EN = 1), it provides access to a set of status flags.

The shift register of the SSC is connected to both the transmit lines and the receive lines via the pin control logic (see block diagram in **Figure 182**). Transmission and reception of serial data are synchronized and take place at the same time, i.e. the same number of transmitted bits is also received. Transmit data is written into the Transmit Buffer (TB) and is moved to the shift register as soon as this is empty. An SSC master (CON.MS = 1) immediately begins transmitting, while an SSC slave (CON.MS = 0) will wait for an active shift clock. When the transfer starts, the busy flag CON.BSY is set and the Transmit Interrupt Request line TIR will be activated to indicate that register TB may be reloaded again. When the programmed number of bits (2 ... 16) has been transferred, the contents of the shift register are moved to the Receive Buffer RB and the Receive Interrupt Request line RIR will be activated. If no further transfer is to take place (TB is empty), CON.BSY will be cleared at the same time. Software should not modify CON.BSY, as this flag is hardware controlled.

Note: The SSC starts transmission and sets CON.BSY minimum two clock cycles after transmit data is written into TB. Therefore, it is not recommended to poll CON.BSY to indicate the start and end of a single transmission. Instead, interrupt service routine should be used if interrupts are enabled, or the interrupt flags IRCON1.TIR and IRCON1.RIR should be polled if interrupts are disabled.

Note: Only one SSC (etc.) can be master at a given time.

The transfer of serial data bits can be programmed in many respects:

- · The data width can be specified from 2 bits to 16 bits
- A transfer may start with either the LSB or the MSB
- The shift clock may be idle low or idle high
- The data bits may be shifted with the leading edge or the trailing edge of the shift clock signal
- The baud rate may be set from 305.18 Baud up to 20 MBaud (@ 40 MHz module clock)
- The shift clock can be generated (MS_CLK) or can be received (SS_CLK)

These features allow the adaptation of the SSC to a wide range of applications requiring serial data transfer.

The Data Width Selection supports the transfer of frames of any data length, from 2-bit "characters" up to 16-bit "characters". Starting with the LSB (CON.HB = 0) allows communication with SSC devices in Synchronous Mode or with 8051 like serial interfaces for example. Starting with the MSB (CON.HB = 1) allows operation compatible with the SPI interface.

Regardless of the data width selected and whether the MSB or the LSB is transmitted first, the transfer data is always right-aligned in registers TB and RB, with the LSB of the transfer data in bit 0 of these registers. The data bits are rearranged for transfer by the internal shift register logic. The unselected bits of TB are ignored; the unselected bits of RB will not be valid and should be ignored by the receiver service routine.

The Clock Control allows the adaptation of transmit and receive behavior of the SSC to a variety of serial interfaces. A specific shift clock edge (rising or falling) is used to shift out transmit data, while the other shift clock edge is used to latch in receive data. Bit CON.PH selects the leading edge or the trailing edge for each function. Bit CON.PO selects the level of the shift clock line in the idle state. Thus, for an idle-high clock, the leading edge is a falling one, a 1-to-0 transition (see Figure 183).






Figure 183 Serial Clock Phase and Polarity Options

22.3.3 Full-Duplex Operation

The various devices are connected through three lines. The definition of these lines is always determined by the master: the line connected to the master's data output line TXD is the transmit line; the receive line is connected to its data input line RXD; the shift clock line is either MS_CLK or SS_CLK. Only the device selected for master operation generates and outputs the shift clock on line MS_CLK. Since all slaves receive this clock, their pin SCLK must be switched to input mode. The output of the master's shift register is connected to the external transmit line, which in turn is connected to the slaves' shift register input. The output of the slaves' shift register is connected to the external receive line in order to enable the master to receive the data shifted out of the slave. The external connections are hard-wired, the function and direction of these pins is determined by the master or slave operation of the individual device.

Note: The shift direction shown in the figure applies for MSB-first operation as well as for LSB-first operation.

When initializing the devices in this configuration, one device must be selected for master operation while all other devices must be programmed for slave operation. Initialization includes the operating mode of the device's SSC and also the function of the respective port lines.






Figure 184 SSC Full-Duplex Configuration

The data output pins MRST of all slave devices are connected together onto the one receive line in the configuration shown in **Figure 184**. During a transfer, each slave shifts out data from its shift register. There are two ways to avoid collisions on the receive line due to different slave data:

- Only one slave drives the line, i.e. enables the driver of its MRST pin. All the other slaves must have their MRST pins programmed as input so only one slave can put its data onto the master's receive line. Only receiving data from the master is possible. The master selects the slave device from which it expects data either by separate select lines, or by sending a special command to this slave. The selected slave then switches its MRST line to output until it gets a de-selection signal or command.
- The slaves use open drain output on MRST. This forms a wired-AND connection. The receive line needs an external pull-up in this case. Corruption of the data on the receive line sent by the selected slave is avoided when all slaves not selected for transmission to the master only send ones (1s). Because this high level is not actively driven onto the line, but only held through the pull-up device, the selected slave can pull this line actively to a low-level when transmitting a zero bit. The master selects the slave device from which it expects data either by separate select lines or by sending a special command to this slave.

After performing the necessary initialization of the SSC, the serial interfaces can be enabled. For a master device, the alternate clock line will now go to its programmed polarity. The alternate data line will go to either 0 or 1 until the first transfer starts. After a transfer, the alternate data line will always remain at the logic level of the last transmitted data bit.

When the serial interfaces are enabled, the master device can initiate the first data transfer by writing the transmit data into register TB. This value is copied into the shift register (assumed to be empty at this time), and the selected first bit of the transmit data will be placed onto the TXD line on the next clock from the baud-rate generator (transmission starts only if CON.EN = 1). Depending on the selected clock phase, a clock pulse will also be generated on the MS_CLK line. At the same time, with the opposite clock edge, the master latches and shifts in the data detected at its input line RXD. This "exchanges" the transmit data with the receive data. Because the clock line is connected to all slaves, their shift registers will be shifted synchronously with the master's shift register



shifting out the data contained in the registers, and shifting in the data detected at the input line. After the preprogrammed number of clock pulses (via the data width selection), the data transmitted by the master is contained in all the slaves' shift registers, while the master's shift register holds the data of the selected slave. In the master and all slaves, the contents of the shift register are copied into the receive buffer RB and the receive interrupt line RIR is activated.

A slave device will immediately output the selected first bit (MSB or LSB of the transfer data) at line RXD when the contents of the transmit buffer are copied into the slave's shift register. Bit CON.BSY is not set until the first clock edge at SS_CLK appears. The slave device will not wait for the next clock from the baud-rate generator, as the master does. The reason for this is that, depending on the selected clock phase, the first clock edge generated by the master may already be used to clock in the first data bit. Thus, the slave's first data bit must already be valid at this time.

Note: On the SSC, a transmission **and** a reception takes place at the same time, regardless of whether valid data has been transmitted or received.

Note: The initialization of the CLK pin on the master requires some attention in order to avoid undesired clock transitions, which may disturb the other devices. Before the clock pin is switched to output via the related direction control register, the clock output level will be selected in the control register CON and the alternate output be prepared via the related ALTSEL register, or the output latch must be loaded with the clock idle level.

User's Manual 644 Rev. 1.3, 2017-06-27



22.3.4 Half-Duplex Operation

In a Half-Duplex Mode, only one data line is necessary for both receiving **and** transmitting of data. The data exchange line is connected to both the MTSR and MRST pins of each device, the shift clock line is connected to the SCLK pin.

The master device controls the data transfer by generating the shift clock, while the slave devices receive it. Due to the fact that all transmit and receive pins are connected to the one data exchange line, serial data may be moved between arbitrary stations.

Similar to Full-Duplex Mode, there are two ways to avoid collisions on the data exchange line:

- Only the transmitting device may enable its transmit pin driver
- The non-transmitting devices use open drain output and send only ones.

Because the data inputs and outputs are connected together, a transmitting device will clock in its own data at the input pin (MRST for a master device, MTSR for a slave). By this method, any corruptions on the common data exchange line are detected if the received data is not equal to the transmitted data.




Figure 185 SSC Half-Duplex Configuration

22.3.5 Continuous Transfers

When the transmit interrupt request flag is set, it indicates that the transmit buffer TB is empty and ready to be loaded with the next transmit data. If TB has been reloaded by the time the current transmission is finished, the data is immediately transferred to the shift register and the next transmission will start without any additional delay. On the data line, there is no gap between the two successive frames. For example, two byte transfers would look the same as one word transfer. This feature can be used to interface with devices that can operate with or require more than 8 data bits per transfer. It is just a matter of software, how long a total data frame length can be. This option can also be used to interface to byte-wide and word-wide devices on the same serial bus, for instance.

Note: Of course, this can happen only in multiples of the selected basic data width, because it would require disabling/enabling of the SSC to reprogram the basic data width on-the-fly.

22.3.6 Baud Rate Generation

The serial channel SSC has its own dedicated 16-bit baud-rate generator with 16-bit reload capability, allowing baud rate generation independent of the timers. In addition to Figure 182, Figure 186 shows the baud-rate generator of the SSC in more detail.




Figure 186 SSC Baud-rate Generator

The baud-rate generator is clocked with the module clock $f_{\text{hw_clk}}$. The timer counts downwards. Register BR is the dual-function Baud-rate Generator/Reload register. Reading BR, while the SSC is enabled, returns the contents of the timer. Reading BR, while the SSC is disabled, returns the programmed reload value. In this mode, the desired reload value can be written to BR.

Note: Never write to BR while the SSC is enabled.

The formulas below calculate either the resulting baud rate for a given reload value, or the required reload value for a given baud rate:

Baud rate =
$$\frac{f_{\text{hw_clk}}}{2 \cdot (\text{sBR} > + 1)} \qquad \text{BR} = \frac{f_{\text{hw_clk}}}{2 \cdot \text{Baud rate}} - 1$$

 represents the contents of the reload register, taken as an unsigned 16-bit integer, while baud rate is equal to $f_{\rm MS~CLK/SS~CLK}$ as shown in **Figure 186**.

The maximum baud rate that can be achieved when using a module clock of 40 MHz is 20 MBaud in Master Mode (with $\langle BR \rangle = 0000_H$) or 10 MBaud in Slave Mode (with $\langle BR \rangle = 0001_H$).

Table 150 lists some possible baud rates together with the required reload values and the resulting bit times, assuming a module clock of 40 MHz.

Table 150 Typical Baud Rates of the SSC ($f_{hw clk}$ = 40 MHz)

Reload Value	Baud Rate (= f_{MS_CLK/SS_CLK})	Deviation
0000 _H	20 MBaud (only in Master Mode)	0.0%
0001 _H	10 MBaud	0.0%
0013 _H	1 MBaud	0.0%
0027 _H	500 kBaud	0.0%
00C7 _H	100 kBaud	0.0%
07CF _H	10 kBaud	0.0%
4E1F _H	1 kBaud	0.0%
FFFF _H	305.18 Baud	0.0%



22.3.7 Error Detection Mechanisms

The SSC is able to detect four different error conditions. Receive Error and Phase Error are detected in all modes; Transmit Error and Baud Rate Error apply only to Slave Mode. When an error is detected, the respective error flag is/can be set and an error interrupt request will be generated by activating the EIR line (see **Figure 187**) if enabled. The error interrupt handler may then check the error flags to determine the cause of the error interrupt. The error flags are not reset automatically but must be cleared by software after servicing. This allows servicing of some error conditions via interrupt, while the others may be polled by software.

Note: The error interrupt handler must clear the associated (enabled) error flag(s) to prevent repeated interrupt requests.




Figure 187 SSC Error Interrupt Control

A **Receive Error** (Master or Slave Mode) is detected when a new data frame is completely received but the previous data was not read out of the receive buffer register RB. This condition sets the error flag CON.RE and the error interrupt request line EIR, when enabled via CON.REN. The old data in the receive buffer RB will be overwritten with the new value and is irretrievably lost.

A **Phase Error** (Master or Slave Mode) is detected when the incoming data at pin MRST (Master Mode) or MTSR (Slave Mode), sampled with the same frequency as the module clock, changes between one cycle before and two cycles after the latching edge of the shift clock signal SCLK. This condition sets the error flag CON.PE and, when enabled via CON.PEN, the error interrupt request line EIR.

Note: When receiving and transmitting data in parallel, phase errors occur if the baud rate is configured to $f_{\text{hw clk}}$ / 2.

A **Baud Rate Error** (Slave Mode) is detected when the incoming clock signal deviates from the programmed baud rate by more than 100%, i.e. it is either more than double or less than half the expected baud rate. This condition sets the error flag CON.BE and, when enabled via CON.BEN, the error interrupt request line EIR. Using this error detection capability requires that the slave's baud-rate generator is programmed to the same baud rate as the master device. This feature detects false additional, or missing pulses on the clock line (within a certain frame).



Note: If this error condition occurs and bit CON.REN = 1, an automatic reset of the SSC will be performed in case of this error. This is done to re-initialize the SSC if too few or too many clock pulses have been detected.

Note: This error can occur after any transfer if the communication is stopped. This is the case due to the fact that the SSC module supports back-to-back transfers for multiple transfers. In order to handle this, the baud rate detector expects after a finished transfer immediately a next clock cycle for a new transfer.

A **Transmit Error** (Slave Mode) is detected when a transfer was initiated by the master (SS_CLK gets active) but the transmit buffer TB of the slave was not updated since the last transfer. This condition sets the error flag CON.TE and the error interrupt request line EIR, when enabled via CON.TEN. If a transfer starts while the transmit buffer is not updated, the slave will shift out the 'old' contents of the shift register, which normally is the data received during the last transfer. This may lead to corruption of the data on the transmit/receive line in half-duplex mode (open drain configuration) if this slave is not selected for transmission. This mode requires that slaves not selected for transmission only shift out ones; that is, their transmit buffers must be loaded with 'FFFF_H' prior to any transfer.

Note: A slave with push/pull output drivers not selected for transmission, will normally have its output drivers switched. However, in order to avoid possible conflicts or misinterpretations, it is recommended to always load the slave's transmit buffer prior to any transfer.

The cause of an error interrupt request (receive, phase, baud rate, transmit error) can be identified by the error status flags in control register CON.

Note: In contrast to the error interrupt request line EIR, the error status flags CON.TE, CON.RE, CON.PE, and CON.BE, are not reset automatically upon entry into the error interrupt service routine, but must be cleared by software.

22.3.7.1 Port Control

The SSC uses three lines to communicate with the external world. Pin SCLK serves as the clock line, while pins MRST (Master Receive/Slave Transmit) and MTSR (Master Transmit/Slave Receive) serve as the serial data input/output lines. As shown in **Figure 181** these three lines (SCLK as input, Master Receive, Slave Receive) have all two inputs at the SSC Module kernel. Three bits in register PISEL define which of the two kernel inputs (A or B) are connected. This feature allows for each of the three SSC communication lines to be connected to two inputs coming from different port pins.

Operation of the SSC I/O lines depends on the selected operating mode (master or slave). The direction of the port lines depends on the operating mode. The SSC will automatically use the correct kernel output or kernel input line of the ports when switching modes. Port pins assigned as SSC I/O lines can be controlled in two ways:

- By hardware
- · By software

When the SSC I/O lines are connected with dedicated pins typically hardware I/O control should be used. In this case, the two output signals reflect directly the state of the CON.EN and CON.MS bits (the M/S select line is inverted to the CON.MS bit definition).

When the SSC I/O lines are connected with bidirectional lines of general purpose I/O ports, typically software I/O control should be used. In this case port registers must be programmed for alternate output and input selection. When switching between master and slave mode, port registers must be reprogrammed.



22.4 Module Interfaces

This section describes:

- The SSC module related interfaces such as port connections and interrupt control
- · All SSC module related registers with its addresses

22.4.1 Interfaces of the SSC Module

An overview of the SSC kernel I/O interface is shown in Figure 188 (SSC1) and Figure 189 (SSC2).

The interrupt requests of the SSC are not connected directly to the Interrupt Controller, but via the System Control Unit (SCU). The interrupt request signals of the SSC are mapped to the Interrupt Controller by the SCU.

Note: Please refer to Chapter 7 for the SCU description.

The General Purpose IO (GPIO) Port provides the interface from the SSC to the external world. There are two SSC kernels in the TLE987xQX, namely SSC1 and SSC2.

Note: Please refer to Chapter 15 for the Ports description.




Figure 188 SSC1 Module I/O Interface

Table 151 SSC1 Interface

MIS_1	MIS_0	Description
0	0	P0.4 (MRST_1_0)
0	1	P2.4 (MRST_1_1)
1	0	P0.1 (MRST_1_2)
1	1	P1.4 (MRST_1_3)






Figure 189 SSC2 Module I/O Interface



22.5 Interrupts

The three SSC interrupts can be separately enabled or disabled by setting or clearing their corresponding enable bits in SFR SCU_MODIEN.

For a detailed description of the various interrupts see **Section 22.4**. An overview is given in **Table 152**.

Table 152 SSC Interrupt Sources

Interrupt	Signal	Description			
Transmission starts	TIR	Indicates that the transmit buffer can be reloaded with new data.			
Transmission ends	RIR	The configured number of bits have been transmitted and shifted to the receive buffer.			
Receive Error	EIR	This interrupt occurs if a new data frame is completely received and the last data in the receive buffer was not read.			
Phase Error	EIR	This interrupt is generated if the incoming data changes between one cycle before and two cycles after the latching edge of the shift clock signal SCLK.			
Baud Rate Error (Slave Mode only)	EIR	This interrupt is generated when the incoming clock signal deviates from the programmed baud rate by more than 100%.			
Transmit Error (Slave Mode only)	EIR	This interrupt is generated when TB was not updated since the last transfer if a transfer is initiated by a master.			



22.6 Register Definition

22.6.1 SSC1 and SSC2 Register Definition

22.6.2 Port Input Select Register

The PISEL register controls the receiver input selection of the SSC module.

PISEL

Port Input Se	lect Register	, RESET_TYP	E_3 (0)0 _H)		Reset Value: 00 _H		
7	6	5	4	3	2	1	0	
	RI	ES	ı	MIS_1	cis	SIS	MIS_0	
	<u> </u> 	r	I	rw	rw	rw	rw	

Field	Bits	Туре	Description				
MIS_0	0	rw	Master Mode Receiver Input Select				
_			0 _B see Table 151 "SSC1 Interface" on Page 649 (SSC1).				
			1 _B see Table 151 "SSC1 Interface" on Page 649 (SSC1).				
			0 _B Receiver input (Port A: P1.2) is selected (SSC2).				
			1 _B Receiver input (Port B: P2.5) is selected (SSC2).				
SIS	1	rw	Slave Mode Receiver Input Select				
			0 _B Receiver input (Port A: P0.2) is selected (SSC1).				
			1 _B Receiver input (Port B: P0.2) is selected (SSC1).				
			0 _B Receiver input (Port A: P1.1) is selected (SSC2).				
			1 _B Receiver input (Port B: P1.1) is selected (SSC2).				
CIS	2	rw	Slave Mode Clock Input Select				
			0 _B Clock input (Port A: P0.3) is selected (SSC1).				
			1 _B Clock input (Port B: P0.3) is selected (SSC1).				
			0 _B Clock input (Port A: P1.0) is selected (SSC2).				
			1 _B Clock input (Port B: P1.0) is selected (SSC2).				
MIS_1	3	rw	Master Mode Receiver Input Select				
			0 _B see Table 151 "SSC1 Interface" on Page 649 (SSC1).				
			1 _B see Table 151 "SSC1 Interface" on Page 649 (SSC1).				
			0 _B n/a (SSC2).				
			1 _B n/a (SSC2).				
RES	7:4	r	Reserved				
			Returns 0 if read; should be written with 0.				

Note: Port A and Port B inputs of the SSC kernel are connected to the external pins of Port 0 and Port 1 respectively.



22.6.2.1 Configuration Register

The operating mode of the serial channel SSC is controlled by the control register CON. This register contains control bits for mode and error check selection, and status flags for error identification. Depending on bit EN, either control functions or status flags and master/slave control are enabled.

CON.EN = 0: Programming Mode

CON

Control Reg	ister		(04	Reset Value: 0000 _H			
15	14	13	12	11	10	9	8
EN	MS	Res	AREN	BEN	PEN	REN	TEN
rw	rw	r	rw	rw	rw	rw	rw
7	6	5	4	3	2	1	0
LB	РО	PH	НВ		ВМ		
rw	rw	rw	rw	1.	r	W	1

Field	Bits	Type	Description		
ВМ	3:0	rw	Data Width Selection 0000 _B Reserved. Do not use this combination. 0001 _B - 1111 _B Transfer Data Width is 2 16 bits (BM+1).		
НВ	4	rw	Heading Control 0 _B Transmit/Receive LSB First. 1 _B Transmit/Receive MSB First.		
PH	5	rw	Clock Phase Control O _B Shift transmit data on the leading clock edge, latch on trailing edge. 1 _B Latch receive data on leading clock edge, shift on trailing edge.		
PO	6	rw	Clock Polarity Control 0 _B Idle clock line is low, leading clock edge is low-to-high transition. 1 _B Idle clock line is high, leading clock edge is high-to-low transition.		
LB	7	rw	Loop Back Control 0 _B Normal output. 1 _B Receive input is connected with transmit output (half-duplex mode).		
TEN	8	rw	Transmit Error Enable 0 _B Ignore transmit errors. 1 _B Check transmit errors.		
REN	9	rw	Receive Error Enable 0 _B Ignore receive errors. 1 _B Check receive errors.		
PEN	10	rw	Phase Error Enable 0 _B Ignore phase errors. 1 _B Check phase errors.		
BEN	11	rw	Baud Rate Error Enable 0 _B Ignore baud rate errors. 1 _B Check baud rate errors.		



Field	Bits	Type	Description
AREN	12	rw	Automatic Reset Enable
			0 _B No additional action upon a baud rate error.
			1 _B The SSC is automatically reset upon a baud rate error.
Res	13	r	Reserved
			Returns 0 if read; should be written with 0.
MS	14	rw	Master Select
			0 _B Slave Mode. Operate on shift clock received via SCLK.
			1 _B Master Mode. Generate shift clock and output it via SCLK.
EN	15	rw	Enable Bit = 0
			Transmission and reception disabled. Access to control bits.
			Note: The effect of EN bit becomes visible on the next write to the CON register.



CON.EN = 1: Operating Mode

CON

Control Register			(04 _H)				Reset Value: 0000 _H	
15	14	13	12	11	10	9	8	
EN	MS	Res	BSY	BE	PE	RE	TE	
rw	rw	r	rh	r	r	r	r	
7	6	5	4	3	2	1	0	
	R	les	ı	ВС				
	1	r			r	h		

Field	Bits	Type	Description
ВС	3:0	rh	Bit Count Field
			Shift counter is updated with every shift bit.
			Note: This bit field is not to be written to.
Res	7:4	r	Reserved
			Returns 0 if read; should be written with 0.
TE	8	r	Transmit Error Flag
			0 _B No error.
			1 _B Transfer starts with the slave's transmit buffer not being updated.
RE	9	r	Receive Error Flag
			0 _B No error.
			1 _B Reception completed before the receive buffer was read.
PE	10	r	Phase Error Flag
			0 _B No error.
			1 _B Received data changes around sampling clock edge.
BE	11	r	Baud Rate Error Flag
			0 _B No error.
			1 _B More than factor 2 or 0.5 between slave's actual and expected
			baud rate.
BSY	12	rh	Busy Flag
			Set while a transfer is in progress.
			Note: This bit is not to be written to.
Res	13	r	Reserved
			Returns 0 if read; should be written with 0.
MS	14	rw	Master Select Bit
			0 _B Slave Mode. Operate on shift clock received via SCLK.
			1 _B Master Mode. Generate shift clock and output it via SCLK.
EN	15	rw	Enable Bit = 1
			Transmission and reception enabled. Access to status flags and M/S
			control.
			Note: The effect of EN bit becomes visible on the next write to the CON
			register.



ISRCLR

errupt Status Register Clear			(14 _H)		Reset	Reset Value: 0000	
15	14	13	12	11	10	9	8	
'	R	es	ı	BECLR	PECLR	RECLR	TECLR	
		r	1	W	W	W	W	
7	6	5	4	3	2	1	0	
•		•	I	Res				
	<u>i</u>	<u>L</u>	<u>I</u>	r	1	1	<u>I</u>	

Field	Bits	Type	Description
Res	7:0	r	Reserved
			Returns 0 if read; should be written with 0.
TECLR	8	w	Transmit Error Flag Clear
			0 _B No error clear.
			1 _B Error clear.
RECLR	9	w	Receive Error Flag Clear
			0 _B No error clear.
			1 _B Error clear.
PECLR	10	w	Phase Error Flag Clear
			0 _B No error clear.
			1 _B Error clear.
BECLR	11	w	Baud Rate Error Flag Clear
			0 _B No error clear.
			1 _B Error clear.
Res	15:12	r	Reserved
			Returns 0 if read; should be written with 0.



22.6.3 Baud Rate Timer Reload Register

The SSC baud rate timer reload register BR contains the 16-bit reload value for the baud rate timer.

BR

Baud Rate Timer Reload Register			(1	0 _H)		Reset Value: 0000 _H		
15	14	13	12	11	10	9	8	
		1	BR_V	ALUE	'			
7	6	5	r 4	w 3	2	1	0	
	ı	I	BR_V	ALUE	I		I	
	1	1	r	W	<u> </u>	1		

Field	Bits	Type	Description
BR_VALUE	15:0	rw	Baud Rate Timer/Reload Register Value
			Reading BR returns the 16-bit contents of the baud rate timer. Writing BR loads the baud rate timer reload register with BR_VALUE. Never write to BR while the SSC is enabled via CON.EN = 1.

22.6.4 Transmitter Buffer Register

The SSC transmitter buffer register TB contains the transmit data value.

ТВ

Transmitter I	Buffer Registe	er	(0	8 _H)		Reset	Value: 0000 _H
15	14	13	12	11	10	9	8
	1	'	TB_V	ALUE	1		
7	6	5	4	w 3	2	1	0
	1	1	TB_V	ALUE	ı		
	1	İ.	r	W	l .	<u> </u>	1

Field	Bits	Туре	Description
TB_VALUE	15:0	rw	Transmit Data Register Value
			TB_VALUE is the data value to be transmitted. Unselected bits of
			TB are ignored during transmission.



22.6.5 Receiver Buffer Register

The SSC receiver buffer register RB contains the receive data value.

RB

Receiver Buf	fer Register		(00	C _H)		Reset	Value: 0000 _H
15	14	13	12	11	10	9	8
	ı	'	RB_V	ALUE	1		
7	6	5	r 4	h 3	2	1	0
	ı	'	RB_V	ALUE	1		
	<u> </u>	<u> </u>	r	h			

Field	Bits	Туре	Description
RB_VALUE	15:0	rh	Receive Data Register Value
			RB contains the received data value RB_VALUE. Unselected bits of RB will be not valid and should be ignored.

22.6.6 Register Map

There are two SSC kernels in the TLE987xQX, namely SSC1 and SSC2. **Table 153** shows the SSC module base addresses.

Table 154 lists the addresses of the SSC SFRs.

Table 153 Registers Address Space

Module	Base Address	End Address	Note
SSC1	48024000 _H	48025FFF _H	
SSC2	48026000 _H	48027FFF _H	

Table 154 Registers Overview SSC

Register Short Name	Register Long Name	Offset Address	Page Number
PISEL	Port Input Select Register	00 _H	652
CON	Control Register	04 _H	653
ТВ	Transmitter Buffer Register	08 _H	657
RB	Receiver Buffer Register	0C _H	658
BR	Baud Rate Timer Reload Register	10 _H	657
ISRCLR	Interrupt Status Clear Register	14 _H	656



23 Measurement Unit

23.1 Features

- 1 x 8-bit ADC with 10 Inputs including attenuator allowing measurement of high voltage input signals
- Supply Voltage Attenuators with attenuation of VS, VDDP and VDDC.
- VBG monitoring of 8-bit ADC to guarantee functional safety requirements.
- Bridge Driver Diagnosis Measurement (VDH, VCP).
- Temperature Sensor for monitoring the chip temperature and PMU Regulator temperature.
- BEMF Comparators for commutation triggering inside BLDC Applications.
- Supplement Block with Reference Voltage Generation, Bias Current Generation, Voltage Buffer for NVM Reference Voltage, Voltage Buffer for Analog Module Reference Voltage and Test Interface.

23.2 Introduction

The measurement unit is a functional unit that comprises the following associated sub-modules:

Table 155 Measurement Functions and Associated Modules

Module Name	Modules	Functions
Central Functions Unit	Bandgap reference circuit	The bandgap-reference sub-module provides two reference voltages 1. a trimmable reference voltage for the 8-bit ADCs. A local dedicated bandgap circuit is implemented to avoid deterioration of the reference voltage arising e.g. from crosstalk or ground voltage shift. 2. the reference voltage for the NVM module
8-bit ADC (ADC2)	8-bit ADC module with 10 multiplexed inputs, including HV input attenuator	5 high voltage full supply range capable inputs (2.5V30,7V(FS)) 2 medium voltage inputs (05V/7V FS). 3 low voltage inputs (01.2V/1.6V FS) (allocation see following overview figure)
10-bit ADC (ADC1)	10-bit ADC module with 8 multiplexed inputs	Five (5V) analog inputs from Port 2.x
VDH Input Voltage Attenuator	VDH input voltage attenuator	Scales down V(VDH) to the input voltage range of ADC1.CH6
Temperature Sensor	Temperature sensor with two multiplexed sensing elements: PMU located sensor Central chip located sensor	Generates output voltage which is a linear function of the local chip (junction) temperature.



Table 155 Measurement Functions and Associated Modules

Module Name	Modules	Functions
BEMF - Comparators	Back Electromotive Force Comparators	Comparators are used to detect the Back Electromotive Force (Zero Crossing Event), which can be used as a commutation trigger for BLDC applications.
Measurement Core Module	Digital signal processing and ADC2 control unit	Generates the control signal for the 8-bit ADC2 and the synchronous clock for the switched capacitor circuits, Performs digital signal processing functions and provides status outputs for interrupt generation.

23.2.1 Block Diagram




Figure 190 Measurement Unit-Overview (with opamp)



23.2.1.1 Block Diagram BEMF Comparator




Figure 191 3 Times BEMF Comparator



23.2.2 Measurement Unit Register Overview

All registers of blocks that belong to the measurement unit are mapped to base address see below.

Table 156 Register Address Space for Measurement Unit Registers

Module	Base Address	End Address	Note
MF	48018000 _H	4801BFFF _H	Measurement Unit

Table 157 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value
VDH Input Attenuator	Control Register	-	
VMON_SEN_CTRL	Monitoring Supply Sense Control Register	04 _H	0000 0000 _H
BEMF Comparators Co	ontrol and Status Register	1	
BEMFC_CTRL_STS	BEMF Comparator Control Status Register	08 _H	0000 0000 _H
TRIM_BEMFx	Trimming of BEMF comparators	20 _H	0000 0000 _H
Temperature Sensor C	ontrol Register	1	
TEMPSENSE_CTRL	Temperature Sensor Control Register	10 _H	0000 0003 _H
Supplement Modules	Control and Status Register	1	
REF1_STS	Reference 1 Status Register	14 _H	0000 00C1 _H
REF2_CTRL	Reference 2 Control Register	18 _H	0000 0001 _H

The registers are addressed wordwise.

23.3 8-bit - 10 Channel ADC Core (ADC2)

The 8-bit ADC Core operates at the VDDC Supply Voltage. This enables the user to operate the measurement system down to VS reset threshold. The ADC can also be operated independently from the DPP (Data Post Processing) unit. This enables the user to build up a software controlled measurement cycle. The main features of the 8-bit ADC core are listed below.

Module Features

- Conversion time = 15 system clock cycles.
- programmable sampling time (4 to 22 MICLK cycles, default: 18 MI_CLK periods)
- Scalable clock frequency from 10 30 MHz.

The ADC2 is controlled in two different ways by the control module DPP2:

- Fully controlled by the sequencer inside DPP2.
- Partly controlled by the user within defined timeslots of Sequencer (EIM, Exceptional Interrupt Measurement)



23.3.1 8-bit ADC Channel Allocation

The allocation of the 10 Channels of ADC2 is sketched below:




Figure 192 8-bit ADC (ADC2) Channel Allocation

ADC2 Channel Assignment:

- VS Pin Voltage Measurement.
- · VSD Pin Voltage Measurement.
- Charge Pump Output Voltage (VCP).
- MON Pin Voltage Measurement
- VDDP Pin Voltage Measurement.
- ADC1 Reference Voltage Check (VAREF).
- ADC2 Reference Voltage Check (VBG).
- VDDC Pin Voltage Measurement.
- Device Temperature Measurement (T_i).

23.3.2 Transfer Characteristics of ADC2

The transfer function of ADC2 can be expressed by the equation below:

ADC2out = floor (
$$\frac{V_{inCHx} * Gain_{CHx}}{V_{LSB}}$$
 +1)

where Vin is the input voltage and Gain_{CHx} the individual Channel Gain. The LSB Voltage is calculated:

$$V_{LSB} = \frac{V_{BG}}{2^8 - 1} = \frac{1.227V}{255} = 4.81 mV$$

where $V_{\rm BG}$ is 1.227 V @ 27 °C. With $V_{\rm BG}$ = 1.227 we get $V{\rm lsb}$ = 4.81 mV:

A detailed specification of both A/D-converters is given in Chapter **Electrical Characteristics in the Data Sheet**. The attenuation for each channel can be found in the table included in the following chapter.



23.3.3 Detailed ADC2 Measurement Channel Description

Table 158 ADC2 Channel Selection and Voltage Ranges

Channel #	Measurement Input Pin	Attenu- ation	Settings	Vin_FS [V] @Vbg=1.23V	Resolution [mV]	Input Voltage Range	Note
1	VS	0.0547	CRTL_STS.VS_ RANGE ='0'	22.49	88	2.4V to FS	_
		0.0391	CRTL_STS.VS_ RANGE ='1'	31.49	123	2.4V to FS	_
2	VSD	0.0391	-	31.49	123	2.4V to FS	Charge pump supply voltage
3	VCP	0.0234	_	52.48	205	2.4V to FS	Charge pump output voltage
4	VMON	0.0391	_	31.49	123	2.4V to FS	
5	VDDP	0.1640		7.50	29	0V to FS	_
6	VAREF	0.2188		5.62	22	0V to FS	_
7	VBG	0.75	-	1.64	6	0.6V to FS	
8	VDDC	0.75	-	1.64	6	0.6V to FS	_
9	TEMP	1	_	1.23	5	0.6V to FS	_

23.3.4 8-bit - 10 Channel Control Registers

The ADC2 control registers are located in the **Measurement Core Module** Block (see **Chapter 24**). Also the configurable attenuator factors are located there (see register CTRL_STS).



23.4 VDH Input Voltage Attenuator

23.4.1 Functional Description

The function of the VDH voltage attenuator is to scale down the applied voltage on the VDH pin for the on-chip 10-Bit ADC. The voltage attenuator has the following features:

Features

- Two selectable attenuation factors: 0.226 for a range between 0 and 22V and 0.167 for a range between 0 and 30V
- Analog Mux switching time < 30 μs
- Input resistance: > 200 kΩ

Note: External series resistor affects measurement resolution accuracy by changing the internal attenuation factor.

The next chapter lists the user configuration possibilities of the VDH input voltage attenuators.

Note: It is important to disable the VDH attenuator before entering Stop Mode. Otherwise an increased system current consumption can be observed.




Figure 193 Input Structure of HV-VDH Attenuator

23.4.2 VDH Input Attenuator Control Register



Table 159 Register Overview

Register Short Name	Offset Address	Reset Value	
VDH Input Attenuator C			
VMON_SEN_CTRL	Monitoring Supply Sense Control Register	04 _H	0000 0000 _H

The registers are addressed bytewise.

VDH Monitoring Input Sense Control Register

The register is reset by RESET_TYPE_3.

VMON_SEN_ Monitoring S	_CTRL Sense Contro	l Register	Off 0	Reset Value 0000 0000 _H			
31							24
	•	•	R	es			·
				r			
23							16
			R	es			
				r			
15			I	T			8
			R	es			
				r			
7	6	5	4	3		1	0
R	Res	VMON_SE N_SEL_*	VMON_SE N_HRES*		Res		VMON_SE N_PD_N
	r	rw	rw	1	r		rw

Field	Bits	Туре	Description
Res	31:6	r	Reserved
			Always read as 0x
VMON_SEN_SEL_INRAN GE	5	rw	VDH Monitoring Input Attenuator Select Input Range 0 _B 0 - 18V Range is selected 1 _B 0 - 28V Range is selected
VMON_SEN_HRESO_5V	4	rw	VDH Monitoring Input Attenuator High Impedance Output Control 0 _B Attenuator Output Enable Connection to ADC input low ohmic 1 _B Attenuator Output Disable Connection to ADC input high ohmic



Field	Bits	Type	Description
Res	3:1	r	Reserved
			Always read as 0x
VMON_SEN_PD_N	0	rw	VDH Monitoring Input Attenuator enable
			0 _B DISABLE Attenuator switched off
			1 _B ENABLE Attenuator switched on



23.5 BEMF Comparators

23.5.1 Functional Description

For the detection of the position of a motor the BEMF information can be used. This BEMF information is always sensed in the phase which is currently not active. As an example, the figure below shows the BEMF comparator of phase U and typical phase voltage and BEMF comparator output signals.

Module Features

- · threshold derived from remaining active phases.
- low settling time < 1us.
- Comparators can be switched off if not needed to avoid additional power consumption and undesired input currents in power down modes.




Figure 194 Connection of BEMF Comparator of Phase U

23.5.1.1 Postprocessing of BEMF Comparator Signals

In order to provide a suitable signal for the system PWM engine (CCU6) to trigger commutation events the outputs of the on-chip comparators need to be postprocessed. This postprocessing is shown in the figure below:






Figure 195 BEMF Comparator Postprocessing

The postprocessing is build out of a spike filter providing a low pass filtered signal at the input of the latch, the spike filter can be configured by **TRIM_BEMFx**.

The latch is triggered by the CCU6, either by the channel signals, or by the Timer12 zero match or period match for 0% and 100% duty cycles. As highlighted in the yellow box, the latch will be triggered one clock cycle before the end of the current PWM phase, On Phase, or Off Phase. The blank filter ensures that the latching only takes place if the corresponding PWM phase has a width greater than the blank time. This provides the maxium possible settling time for the BEMF signal.

The output of the latch can either be selected directly, or being fed through the demagnetisation filter. The option to bypass the demag. filter provides more flexibility to the application to handle the start up of the motor, where due to improper phasing of the electric field inside the motor to its rotor no zero-crossing of the generated BEMF signal is yet present. The existence of the demag. pulse can then be used to toggle the CCPOSx signal.

If the motor is running in closed loop, the demag. filter shall be turned on, because then the undesired demag. pulse is removed and the CCPOSx signal toggles only at the zero-crossing of the BEMF.

Multiplexers at the output allow to feed out the BEMF signal either right after the spike filter, which is usefull to check whether a motor is already, or still, rotating without commutation (windmilling), or before or after the demag. filter.

The status of the BEMF comparators can be routed to the CAPINB of the GPT12 module. As en example, if the GPT2.T5 is running freely in timer mode, a selected edge on the desired BEMF status captures the current timer value into the CAPREL register. If needed the GPT12.T5 can be reset by the capture event. The CAPREL register then holds the time (in GPT12.T5 clock ticks) between the selected edges of the BEMF status, which is an equivalent for the rotating speed of the motor.

As displayed in Figure 195 the BEMF status signals can be routed to the CCPOSx inputs of the CCU6. Usually a HALL sensor is connected to the CCPOSx inputs. The three BEMF status signals together do count like a 3-times



HALL pattern, therefore the CCU6 internal HALL pattern evaluation unit can be used for BEMF evaluation as well, see also **Chapter 19.7**.




Figure 196 BEMF Comparator Interrupt Structure

Figure 196 lists the interrupt structure for the Phase U, the implementation for the other two phases is analog.

23.5.2 BEMF Comparators Control and Status Register

The next chapter lists the configuration and status readback possibilities of the BEMF comparators used for zero crossing detection.

Table 160 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value	
BEMF Comparators Con	•			
BEMFC_CTRL_STS	BEMF Comparator Control Status Register	08 _H	0000 0000 _H	
TRIM_BEMFx	Trimming of Driver	20 _H	0000 0000 _H	

The registers are addressed wordwise.

BEMF Comparator Control and Status Register

The register is reset by RESET_TYPE_3.

BEMFC_CTRL_STS	Offset	Reset Value
BEMF Comparator Control Status Register	08 _H	0000 0000 _H



31												19	18	17	16
	1	I		ı	1	Res		,		1	I	l	PHW_ ZC_*	PHV_ ZC_*	PHU_ ZC_*
						r							r	r	r
15		13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Res	I I	CCPO S_I*	Res			PHUC OMP*	Re	es	GPT1 2CA*	FILT BYPS				PHUC OMP*
	r		rw	r	rw	rw	rw	r	•	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
Res	31:19	r	Reserved
			Always read as 0
PHW_ZC_STS	18	Γ	Phase W Comparator zero crossing status BEMF comparator outputs '1' when it is switched off 0 _B Below Threshold zero crossing comparator input is below threshold 1 _B Above Threshold zero crossing comparator input is above threshold
PHV_ZC_STS	17	r	Phase V Comparator zero crossing status BEMF comparator outputs '1' when it is switched off 0 _B Below Threshold zero crossing comparator input is below threshold 1 _B Above Threshold zero crossing comparator input is above threshold
PHU_ZC_STS	16	r	Phase U Comparator zero crossing status BEMF comparator outputs '1' when it is switched off 0 _B Below Threshold zero crossing comparator input is below threshold 1 _B Above Threshold zero crossing comparator input is above threshold
Res	15:13	r	Reserved Always read as 0
CCPOS_INSEL	12	rw	CCPOSx_3 ISPOS select, x = 0,1,2 0 _B ENABLE GPIO selected 1 _B ENABLE BEMF selected, set CCU6.PISEL0.ISPOSx = 3
Res	11	r	Reserved Always read as 0
PHWCOMP_ON	10	rw	Phase W Comparator on Note: for a proper operation of BEMF functionality all three comparators need to be switched on 0 _B DISABLE Comparator is switched off 1 _B ENABLE Comparator is switched on



Field	Bits	Туре	Description
PHVCOMP_ON	9	rw	Phase V Comparator on
			Note: for a proper operation of BEMF functionality all three comparators need to be switched on
			 0_B DISABLE Comparator is switched off 1_B ENABLE Comparator is switched on
PHUCOMP_ON	8	rw	Phase U Comparator on
			Note: for a proper operation of BEMF functionality all three comparators need to be switched on
			 0_B DISABLE Comparator is switched off 1_B ENABLE Comparator is switched on
Res	7:6	r	Reserved Always read as 0
GPT12CAPINSW	5	rw	GPT12 CAPIN software trigger set TRIM_BEMFx.BEMF_GPT_CAPIN_SEL = 0 0 _B Value 0 software trigger reset 1 _B Value 1 software trigger set
FILTBYPS	4	rw	BEMF Comparator Output Filter Bypass 0 _B ENABLE BEMF Comparator Output Filter enabled 1 _B DISABLE BEMF Comparator Output Filter disabled
DEMGFILTDIS	3	rw	BEMF Comparator Demagnetisation (Demag) Filter Disable 0 _B ENABLE BEMF Comparator Demag Filter enabled 1 _B DISABLE BEMF Comparator Demag Filter bypass
PHWCOMP_EN	2	rw	Phase W Comparator enable
			Note: for a proper operation of BEMF functionality all three comparators need to be enabled
			 0_B DISABLE Comparator is disabled 1_B ENABLE Comparator is enabled
PHVCOMP_EN	1	rw	Phase V Comparator enable
			Note: for a proper operation of BEMF functionality all three comparators need to be enabled
			 0_B DISABLE Comparator is disabled 1_B ENABLE Comparator is enabled
PHUCOMP_EN	0	rw	Phase U Comparator enable
			Note: for a proper operation of BEMF functionality all three comparators need to be enabled
			 0_B DISABLE Comparator is disabled 1_B ENABLE Comparator is enabled



Trimming Driver

The register is reset by RESET_TYPE_4.

_	_	BEMFx Offset ing of Driver 20 _H									Value 0000 _H				
31				,											16
		1	1	1	ı	I	' R	es	ı	1	I I	1		1	
								r							
15					10	9	8	7	6	5	4	3	2		0
	Res				BEMF_TF ILT_SEL		R	Res		F_GP API*	Res	BEMF_BT_TF ILT_SEL		TF L	
			r			r	W		r		r	r		rw	

Field	Bits	Type	Description
Res	31:10	r	Reserved
			Always read as 0
BEMF_TFILT_SEL	9:8	rw	Filter Time for BEMF Comparator Output Signal
			00 _B 1_ μs 1 μs filter time
			01 _B 2_ μs 2 μs filter time
			10 _B 4_ μs 4 μs filter time
			11 _B 8_ μs 8 μs filter time
Res	7:6	r	Reserved
			Always read as 0
BEMF_GPT_CAPIN_SEL	5:4	rw	GPT12 CAPIN input selector
			set MODPISEL1.GPT12CAPINB = 1
			00 _B SWTRIG trigger from
			BEMFC_CTRL_STS.GPT12CAPINSW
			01 _B Phase U trigger from
			BEMFC_CTRL_STS.PHU_ZC_STS
			10 _B Phase V trigger from
			BEMFC_CTRL_STS.PHV_ZC_STS
			11 _B Phase W trigger from
			BEMFC_CTRL_STS.PHW_ZC_STS
Res	3:3	r	Reserved
			Always read as 0
BEMF_BT_TFILT_SEL	2:0	rw	Blanking Time for BEMF Comparator Output Signal
			000_B 6_ µs 6 µs filter time
			001 _B 8_ μs 8 μs filter time
			010 _B 12_ μs 12 μs filter time
			011 _B 16_ μs 16 μs filter time
			1xx _B 3_ μs 3 μs filter time



23.6 Central and PMU Regulator Temperature Sensor

23.6.1 Functional Description

This module is a quasi combination of a main on-chip temperature sensor and a PMU Regulator temperature sensor.

Modules Features

- Temperature range -40 ...175°C
- Temperature range corresponds to single ended output voltage range 0.6 ...1.2V, resolution approx. 1.8°C
- The combined system temperature sensor plus ADC can be calibrated in software using calibration figures that
 are stored in the NVM at the production test.
- A dedicated calibration transistor facilitates on-chip reference temperature measurement. Hardware trimming is not implemented.

This temperature sensor, including two sensing elements, monitors the chip temperature (T_j) and PMU Regulator temperature. One sensing element is placed in the centre of the device to get the average device temperature status and the other sensing element is close to the PMU Regulator.

The ADC output value is given by:

ADC2out = floor
$$(\frac{V_{Temp}}{V_{LSB}} + 1)$$

The LSB Voltage is calculated:

(18)

$$V_{LSB} = \frac{V_{BG}}{2^8 - 1} = \frac{1.227V}{255} = 4.81 \text{mV}$$

Vtemp is the direct proportional to temperature input voltage and is calculated by:

(19)

$$V_{\text{tEMP}}(T) = a + b * (T - T_0)$$

where the coefficient a is 666 mV, b is 2,31 mV/K and T_0 is 273 K.

The next chapter lists the available registers to configure temperature sensors.






Figure 197 Measured Characteristic of On Chip Temperature Sensor

23.6.2 Temperature Sensor Control Register

The Temperature Sensor is fully controllable by the below listed SFR Register.

Table 161 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value	
Temperature Sensor Co	introl Register	,		
TEMPSENSE_CTRL	Temperature Sensor Control Register	10 _H	0000 0003 _H	

The registers are addressed bytewise.



Temperature Sensor Control Register

The register is reset by RESET_TYPE_3.

TEMPSENSE_CTRL Temperature Sensor Control Register						fset 0 _H						et Value 00 0003 _H		
31		1	I	ı		T	T		1	T	1			16
	1			1	1	1	R	es						
								r						
15			,			,	. 8	7	6	5	4	3		0
	1	1	R	es		1	1	SYS_ OT_*	SYS_ OTW*	PMU_ OT_*	PMU_ OTW*		Res	
				r				r	r	r	r		r	

Field	Bits	Type	Description
Res	31:8	r	Reserved
			Always read as 0
SYS_OT_STS	7	r	System Overtemperature (ADC2-Channel 9) Status
			0 _B INACTIVE write clears status
			1 _B ACTIVE interrupt status set
SYS_OTWARN_STS	6	r	System Overtemperature Warning (ADC2-Channel 9)
			Status
			0 _B INACTIVE write clears status
			1 _B ACTIVE interrupt status set
PMU_OT_STS	5	r	PMU Regulator Overtemperature (ADC2-Channel 9)
			Status
			0 _B INACTIVE write clears status
			1 _B ACTIVE interrupt status set
PMU_OTWARN_STS	4	r	PMU Regulator Overtemperature Warning (ADC2-
			Channel 9) Status
			0 _B INACTIVE write clears status
			1 _B ACTIVE interrupt status set
Res	3:0	r	Reserved
			Always read as 0

23.7 Supplement Modules

23.7.1 Functional Description

The purpose of the supplement modules is to enable a certain infrastructure on the device to guarantee a fail safe operation:

Module Features

- Bandgap Reference Voltage with accuracy ± 1.5% over complete temperature range.
- Bandgap is monitored by an independent reference voltage.
- ADC1 Reference with accuracy ± 1%.
- · ADC1 Reference has overload detection.

23.7.1.1 ADC2 Functional Safety Feature

ADC2 offers a functional safety feature, which allows to monitor the consistency of ADC2 results. The channel 7 of ADC2 monitors a voltage which is generated by a resistor of 26.66k and a 40 μ A current. This 40 μ A current is generated by a similar second resistor and a voltage, which is a second independent reference voltage in the system.

The root cause for a code change of channel 7 of ADC2 can only be explained by a ADC2 reference voltage variation. This feature can be used to validate the reference voltage of ADC2 and the results of the conversion.




Figure 198 Principle of ADC2 functional safety feature



23.7.2 Supplement Modules Control and Status Register

The next chapter lists the diagnosis and configuration possibilities of the supplement modules.

Table 162 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value							
Supplement Modules Control and Status Register										
REF1_STS	Reference 1 Status Register	14 _H	0000 00C1 _H							
REF2_CTRL	Reference 2 Control Register	18 _H	0000 0001 _H							

The registers are addressed bytewise.

Reference 1 Status Register

The register is reset by RESET_TYPE_3.

REF1_ Refere		Status	Regist	ter				ffset 14 _H							Value 00C1 _H
31	1	1	T	T	1	1	1	1		1	1 1			I	16
	Ī		ı	1	1	1	F	Res		ı			ı	1	
	1	1	1	1	'		1	r	1						
15									6	5	4	3	2		00
			1	F	Res	1	1		1	REFB G_U*	REFB G_L*	Res		Res	1
					r					r	r	r		r	

Field	Bits	Туре	Description
Res	31:6	r	Reserved Always read as 0000003 _H
REFBG_UPTHWARN_ST S	5	r	Status for Overvoltage Threshold Measurement of internal bandgap reference VBG 0 _B UPPER_TRIG_RESET write clears status 1 _B UPPER_TRIG_SET trigger status set
REFBG_LOTHWARN_ST S	4	r	Status for Undervoltage Threshold Measurement of internal bandgap reference VBG 0 _B UPPER_TRIG_RESET write clears status 1 _B UPPER_TRIG_SET trigger status set
Res	3	r	Reserved Always read as 0
Res	2:0	r	Reserved Always read as x00 _B



Reference 2 Control Register

The register is reset by RESET_TYPE_3.

REF2_CTRL Reference 2 Control Register			Offset 18 _H									Value 0001 _H			
31		1									1		T		16
	Ī	1	1		ı	1	F	Res	1	ı		Ī	ı	ı	
		1		1		1	1	r	-1	1		1	1		
15										_	4	3	2	1	0
	1	1	1	1	-1	Res	1	1	1		ı	VREF 5V_*	VREF 5V_*	VREF 5V_*	VREF 5V_*
						r						r	r	r	rw

Field	Bits	Type	Description
Res	31:4	r	Reserved
			Always read as 1
VREF5V_OV_STS	3	r	ADC1 Bit Reference Voltage Generation Overvoltage Bit 0 _B no Overvoltage no Overvoltage detected 1 _B Overvoltage Overvoltage detected
VREF5V_UV_STS	2	r	ADC1 Bit Reference Voltage Generation Undervoltage Bit 0 _B no Undervoltage no Undervoltage detected 1 _B Undervoltage Undervoltage detected
VREF5V_OVL_STS	1	r	ADC1 Bit Reference Voltage Generation Over Load Bit 0 _B no OVERLOAD no OVERLOAD detected 1 _B OVERLOAD OVERLOAD detected
VREF5V_PD_N	0	rw	ADC1 Bit Reference Voltage Generation Power Down Bit 0 _B DISABLED Power Down 1 _B ACTIVE no Power Down

Re-enabling of VAREF

In order to reenable VAREF, the VAREF enable flag hast to be cleared, MF->REF2_CTRL.VREF5V_PD_N = 0. Then the status flags should be cleared, VREF5V_LOWTH_ICLR, VREF5V_UPTH_ICLR and VREF5V_OVL_ICLR in the register SCUPM->SYS_ISCLR. After that reenable VAREF by setting MF->REF2_CTRL.VREF5V_PD_N = 1.



24 Measurement Core Module (incl. ADC2)

24.1 Features

- 8 individually programmable channels split into two groups of user configurable and non user configurable
- · Individually programmable channel prioritization scheme for measurement unit
- Two independent filter stages with programmable low-pass and time filter characteristics for each channel
- Two channel configurations:
 - Programmable upper- and lower trigger thresholds comprising a fully programmable hysteresis
 - Two individually programmable trigger thresholds with limit hysteresis settings
- · Individually programmable interrupts and statuses for all channel thresholds

24.2 Introduction

The basic function of this block is the digital postprocessing of several analog digitized measurement signals by means of filtering, level comparison and interrupt generation. The measurement postprocessing block consists of ten identical channel units attached to the outputs of the 10-channel 8-bit ADC (ADC2). It processes ten channels, where the channel sequence and prioritization is programmable within a wide range.

24.2.1 Block Diagram




Figure 199 Module Block Diagram



24.2.2 Measurement Core Module Modes Overview

The basic function of this unit, is the digital signal processing of several analog digitized measurement signals by means of filtering, level comparison and interrupt generation. The Measurement Core module processes ten channels in a quasi parallel process.

As shown in the figure above, the ADC2 postprocessing unit consists of a channel controller (Sequencer), an 10-channel demultiplexer and the signal processing block, which filters and compares the sampled ADC2 values for each channel individually. The channel control block controls the multiplexer sequencing on the analog side before the ADC2 and on the digital domain after the ADC2. As described in the following section, the channel sequence can be controlled in a flexible way, which allows a certain degree of channel prioritization.

This capability can be used e.g. to set a higher priority to supply voltage channels compared to the other channel measurements. The Measurement Core Module offers additionally two different post-processing measurement modes for over-/undervoltage detection and for two-level threshold detection.

Usually the external register settings should only be changed during the start-up phase of the postprocessing module. Otherwise the signal processing might be disturbed.

The channel controller (sequencer) runs in one of the following modes:

"Normal Sequencer Mode" – channels are selected according to the 10 sequence registers which contain individual enablers for each of the 10 channels.

"Exceptional Interrupt Measurement" – following a hardware event , a high priority channel is inserted into the current sequence. The current actual measurement is not destroyed.

"Exceptional Sequence Measurement" – following a hardware event, a complete sequence is inserted after the current measurement is finished. The current sequence is interrupted by the exception sequence.

The threshold counter can be bypassed FILT_UP_CTRL and FILT_LO_CTRL.

24.3 ADC2 - Core (8-bit ADC)

24.3.1 Functional Description

The different sequencer modes are controlled by SFR Register:

- "Normal Sequencer Mode" described in the Chapter Channel Controller.
- "Exceptional Interrupt Measurement" (EIM), upon hardware event, the channel programmed in CHx_EIM is
 inserted after the current measurement is finished. Afterwards the current sequence will be continued with the
 next measurement from the current sequence.
- "Exceptional Sequence Measurement" (ESM), upon hardware event, the sequence programmed in CHx_ESM is inserted after the current measurement is finished. After the sequence (up to 10 measurements) exception is finished the next measurement from the interrupted sequence is selected. After the Exceptional Sequence Measurement is finished an interrupt is issued.

Debug Suspend Mode:

During Debug Suspend Mode the Sequencer is stopped once the current measurement is finished (after the next EOC event). As long as the Debug Suspend Mode is active no measurements are performed by the Sequencer. Once the Debug Suspend Mode is left, the Sequencer continues immediately with the next pending measurement.



Measurements can be still triggered in Debug Suspend Mode. EIM and ESM events are ignored during Debug Suspend Mode.

The ADC2 timing is controlled by SFR Register (Special Function Register)

· Sample time adjustment described in the register CTRL2.

24.3.2 ADC2 Control Registers

The ADC2 is fully controllable by the below listed SFR Registers. The control must be enabled by setting all sequencer bits to zero. To enable the sequencer again this corresponding bits in the sequencer register must be set to one again.

Table 163 shows the module base addresses.

Table 163 Register Address Space

Module	Base Address	End Address	Note
ADC2	4801C000 _H	4801DFFF _H	ADC2 - ADC-SAR8B


Table 164 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value						
ADC2 Control Registers									
CTRL_STS	ADC2 Control and Status Register	00 _H	0000 0001 _H						
HV_STS	ADC2 HV Status Register	BC _H	0000 0000 _H						

The registers are addressed wordwise.

ADC2 Control and Status Register

The register is reset by RESET_TYPE_3.






Field	Bits	Туре	Description						
RES	31:19	r	Reserved						
			Always read as 0						
RES	18	r	Reserved						
			Always read as 0						
VS_RANGE	17	rw	ADC2 Channel 1 Range Selection						
			Note: changing this bit during ADC conversion might change the conversion results to a wrong value						
			0 _B Range 1 Range from 3 to 22 V is selected 1 _B Range 2 Range from 3 to 28 V is selected						
RES	16	r	Reserved						
			Always read as 0						
RES	15:13	r	Reserved						
			Always read as 0						
RES	12:8	r	Reserved						
			Always read as 0						
RES	7:4	r	Reserved						
			Always read as 0						
RES	3:2	r	Reserved						
			Always read as 0						
RES	1	r	Reserved						
			Always read as 0						
RES	0	r	Reserved						
			Always read as 1						



ADC2 HV Status Register

The register is reset by RESET_TYPE_3.



Field	Bits	Type	Description
RES	31:2	r	Reserved Always read as 0
READY	1	r	HV ADC Ready bit 0 _B Not ready Module in power down or in init phase 1 _B Ready set automatically 5 ADC clock cycles after module is enabled
RES	0	r	Reserved Always read as 0

24.4 Channel Controller

24.4.1 Functional Description

The task of channel controller is a prioritization of the individual measurement channels. The sequencing scheme is illustrated in the example of following table and can be programmed.

Table 165 Measurement channel sequence definition example (used as default sequence)

Measurement channel n $SQ'_z = \{SQ_x, _v int[3:0], SQ_z[5:0]\}$	MSB CH9	CH8	CH7	СН6	CH5	CH4	СНЗ	CH2	CH1	LSB CH0
Registers SQ' ₁ [9:0]	1	0	1	1	1	1	0	1	1	1
Registers SQ' ₂ [9:0]	0	1	1	1	1	0	1	0	0	0
Registers SQ' ₃ [9:0]	1	0	1	1	1	1	0	1	1	0
Registers SQ' ₄ [9:0]	0	1	1	1	1	0	1	0	0	1
Registers SQ' ₅ [9:0]	1	0	1	1	1	1	0	1	1	0
Registers SQ' ₆ [9:0]	0	1	1	1	1	0	1	0	0	0
Registers SQ' ₇ [9:0]	1	0	1	1	1	1	0	1	1	1
Registers SQ' ₈ [9:0]	0	1	1	1	1	0	1	0	0	0



Table 165 Measurement channel sequence definition example (used as default sequence) (cont'd)

Measurement channel n $SQ'_z = \{SQ_{x_y} = [3:0], SQ_z[5:0]\}$	MSB CH9	CH8	CH7	СН6	CH5	СН4	СНЗ	CH2	CH1	LSB CH0
Registers SQ' ₉ [9:0]	1	0	1	1	1	1	0	1	1	0
Registers SQ' ₁₀ [9:0]	0	1	1	1	1	0	1	0	0	1

The sequence registers SQ_n and SQ_n _int define the time sequence of the measurement channels by the following rules:

- The sequence registers define the measurement sequence and are evaluated from register 1 to 10 and for each register from MSB to LSB, which defines a max. overall measurement periodicity of 100 sampling and conversion cycles.
- If the individual bit in the sequence register is set to '1', the corresponding channel is measured.
- If the individual bit in the sequence register is set to '0', the corresponding channel is skipped.

In the upper example, the resulting channel sequence is defined as:

CH9, CH7, CH6, CH5, CH4, CH2, CH1, CH0, CH8, CH7, CH6, CH5, CH3,....., CH8, CH7, CH6, CH5, CH3, CH0

In TLE987xQX Channels 0 - 5 can be fully programmed. Several Sequence registers, especially for channels 6-9, are protected to ensure a fast update of measurement results used for internal diagnosis. Hence the channels 6 and 7 are prioritized and are measured more often, the overall periodicity is mainly determined by these two channels. The channels 0-5 are measured depending on the amount of '1' bits, written in the sequence registers. The following equations can be used to calculate the periodicity of the required channel measurement.

The total number of measurement done by the sequencer in a complete run-through expressed in A/D conversion cycles is defined as:

(20)

$$N_{\text{meas}} = \sum_{m=1}^{10} \left(\sum_{n=1}^{10} SQ_{m}[n] \right)$$

The average measurement periodicity of channel n in A/D conversion cycles is defined as:

(21)

$$\overline{T_{\text{meas, n}}} = \frac{\left(\sum_{m=1}^{10} SQ_m[n]\right)}{T_{\text{meas}}}$$

Where T_{meas} is defined as:

$$T_{\text{meas}} = N_{\text{meas}} * (T_{\text{samp, n}} * T_{\text{conv}})$$

 N_{meas} is the number of measurements programmed in the SQ' registers, $T_{\text{samp,n}}$ is the sampling time setting for channel n and T_{conv} is the ADC2 conversion time.



The timing of the analog MUX and the digital DEMUX is controlled by the channel controller accordingly. The analog MUX with sample and hold stage needs one clock cycle for channel switching and the ADC consumes, as default setting, 12 clock cycles for the sampling of the input voltage. The conversion time for a single channel measurement value is 10 clock cycles.

As already mentioned above, the channel controller has a partly fixed sequence register setting which cannot be changed by the user. The fixed register setting is needed, to fulfill the sampling frequency requirements of the internal circuits, e.g. shutdown in case of overtemperature and protection for the bridge drivers (BDRV).

The minimum measurement periodicity, which can be achieved, by enabling only channel 1 in the sequence registers, depends on the MI_CLK frequency and is given by:

(23)

$$\overline{T_{\text{meas_CHI_min}}} = \frac{32}{f_{\text{MI CLK}}}$$

This following calculations include already the sampling time of ADC2. If all programmable channels are enabled, the maximum periodicity is calculated: (24)

$$\overline{T_{\text{meas_CHI_max}}} = \frac{320}{f_{\text{MI_CLK}}}$$

For a MI_CLK frequency of 24 MHz, the channel 1 is measured with min. 4 μ s. The maximum update time of channel 1 with 24 MHz clock frequency is 10 μ s. As mentioned before, this is calculated with the assumption, that all channels are enabled and channel1 is enabled in every sequence register. As a prerequisite for this calculation we take CTRL2 = 5 (sample period = 14 MI_CLK clock cycles).



24.4.2 Channel Controller Control Registers

The Channel Controller can be configured by the registers listed in **Table 166**. The registers which cannot be written by the user have the attribute **rwp**. Those registers are:

SQ1_8_int, **SQ9_10_int**

Table 166 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value	
Channel Controller Co	ntrol Registers		,	
SQ_FB	Sequencer Feedback Register	04 _H	0000 0000 000X XXXX 0XXX XXXX 0000 XXXX _B	
CHx_EIM	Channel Setting Bits for Exceptional Interrupt Measurement	08 _H	0000 0000 _H	
CHx_ESM	Channel Setting Bits for Exceptional Sequence Measurement	0C _H	0000 0000 _H	
CTRL1	Measurement Unit Control Register 1	14 _H	0000 0000 _H	
CTRL2	Measurement Unit Control Register 2	18 _H	0000 0783 _H	
CTRL4	Measurement Unit Control Register 4	1C _H	0000 0F3F _H	
SQ1_4	Measurement Channel Enable Bits for Cycle 1-4	20 _H	2936 2837 _H	
SQ5_8	Measurement Channel Enable Bits for Cycle 5-8	24 _H	2837 2836 _H	
SQ9_10	Measurement Channel Enable Bits for Cycle 9-10	28 _H	0000 2936 _H	
SQ1_8_int	Measurement Channel Enable Bits for Cycle 1-8	2C _H	7B7B 7B1B _H	
SQ9_10_int	Measurement Channel Enable Bits for Cycle 9 and 10	30 _H	0000 007B _H	

The registers are addressed wordwise.



Measurement Unit Control Register 1

This register is dedicated for controlling the calibration unit of the measurement core module. The respective channel calibration can be enabled or disabled by the bits listed below.

CTRL1 Measurement Unit Control Register 1							Offset 14 _H					Reset Value 0000 0000 _H		
31					T	T		T	T					16
							RI	ES						
	l l				1		-	r				l		
15		1	12	11		1	8	7	6	5				0
	RES				RI	ES		R	ES		C	ALIB_EN		
	r	·				r			r		·	rw	•	

Field	Bits	Type	Description
RES	31:12	r	Reserved
-			Always read as 0
RES	11:8	r	Reserved
			Always read as 0
RES	7:6	r	Reserved
			Always read as 0
CALIB_EN	5:0	rw	Calibration Enable for Channels 0 to 5
			The following values can be ored:
			00 0001 _B CH0_EN Channel 0 calibration enable
			00 0010 _B CH1_EN Channel 1 calibration enable
			00 0100 _B CH2_EN Channel 2 calibration enable
			00 1000 _B CH3_EN Channel 3 calibration enable
			01 0000 _B CH4_EN Channel 4 calibration enable
			10 0000 _B CH5_EN Channel 5 calibration enable



Measurement Unit Control Register 2

This register contains the sample time adjustment for ADC2. The default value is 18 clock cycles. Values above 18 clock cycles are not recommended, because they increase the overall response time of the measurement system.

	CTRL2 Measurement Unit Control Register 2							fset 8 _H						Value 0783 _H
31		T	Т	ı		Ι	ı			20) 19		Т	16
					RI	ES					\$	SEL_TS	_COU	NT
					l	r				1		r	W	
15			12	11			8	7	6		3	2	1	0
	RI	ES	1	SA		_TIME	_i	MCM_ RDY		RES	ı	TSEN SE_*	TS_S D_S*	MCM_ PD_N
		r			r	W		r		r		rw	rw	rw

Field	Bits	Type	Description
RES	31:20	r	Reserved
			Always read as 0
RES	19:16	r	Reserved
			Always read as 0
SEL_TS_COUNT	19:16	rw	Time for Automatic Muxing of SEL_TS Defines how often all sequences SQ1-SQ10 shall be measured until the temperature sensor SEL_TS changes automatically (in case TS_SD_SEL_CONF is '1') OH
RES	15:12	r	Reserved Always read as 0



Field	Bits	Туре	Description
SAMPLE_TIME_int	11:8	rw	Sample time of ADC2 0 _H MICLK4 4 MI_CLK clock periods 1 _H MICLK6 6 MI_CLK clock periods 2 _H MICLK8 8 MI_CLK clock periods 3 _H MICLK10 10 MI_CLK clock periods 4 _H MICLK12 12 MI_CLK clock periods 5 _H MICLK14 14 MI_CLK clock periods 6 _H MICLK16 16 MI_CLK clock periods 7 _H MICLK18 18 MI_CLK clock periods 8 _H MICLK20 20 MI_CLK clock periods 9 _H MICLK22 22 MI_CLK clock periods A _H n.u. not used B _H n.u. not used C _H n.u. not used E _H n.u. not used F _H n.u. not used
MCM_RDY	7	r	Ready Signal for MCM ¹⁾ after Power On or Reset 0 _B MCM Not Ready Measurement Core Module in startup phase 1 _B MCM Ready Measurement Core Module start-up phase finished
RES	6:3	r	Reserved Always read as 0
RES	2:1	r	Reserved Always read as 0
TSENSE_SD_SEL	2	rw	Temperatur Sensor selection for ADC2 Channel 9 0 _B PMU_TSENSE PMU temperature sensor selected 1 _B Central_TSENSE Central Temperature Sensor selected
TS_SD_SEL_CONF	1	rw	Temperature Sensor Control Configuration 0 _B CONSTANT Temperature Sensor Selection done by bit field TSENSE_SD_SEL 1 _B NOT ACTIVE Temperature Sensor Selection automatically done by DPP
MCM_PD_N	0	rw	Power Down Signal for MCM 0 _B MCM Disabled Measurement Core Module Disabled 1 _B MCM Enabled Measurement Core Module Enabled

¹⁾ MCM = Measurement Core Module



rw

Measurement Unit Control Register 4

The register is reset by RESET_TYPE_4.

CTRL4 Measure	ement Unit		fset C _H						Value 0F3F _H		
31	ı		т т		T T			ı	ı	1	16
		1		R	ES					1	
	-				r			,	,	1	
15		12	11	8	7	6	5				0
	RES	<u>I</u>	FILT_	OUT_SEL_ 9_6	RES	3		FILT_C	OUT_SEL	_5_0	

rw

Field	Bits	Type	Description			
RES	31:12	r	Reserved Always read as 0			
FILT_OUT_SEL_9_6	11:8	rw	Output Filter Selection for Channels 6 to 9 0000 _B ADC2 Unfiltered Data can be monitored in the corresponding FILT_OUTx Registers. 1) 0001 _B Channel 6 IIR Data enabled for FILT_OUT6 Registers 0010 _B Channel 7 IIR Data enabled for FILT_OUT7 Registers 0100 _B Channel 8 IIR Data enabled for FILT_OUT8 Register 1000 _B Channel 9 IIR Data enabled for FILT_OUT9 Register 1111 _B For Channels 9-6 IIR Data is enabled for FILT_OUTB Registers . Reserved			
RES	7:6	r	Reserved Always read as 0			
FILT_OUT_SEL_5_0	5:0	rw	Output Filter Selection for Channels 0 to 5 00 0000 _B ADC2 Unfiltered Data can be monitored in the corresponding FILT_OUTx Registers ¹⁾ 00 0001 _B Channel 0 IIR Data enabled for FILT_OUT0 Register . 00 0010 _B Channel 1 IIR Data enabled for FILT_OUT1 Register . 00 0100 _B Channel 2 IIR Data enabled forFILT_OUT2 Register . 00 1000 _B Channel 3 IIR Data enabled for FILT_OUT3 Register . 01 0000 _B Channel 4 IIR Data enabled for FILT_OUT4 Register . 10 0000 _B Channel 5 IIR Data enabled for FILT_OUT5 Register . 11 111 _B For Channels 5-0 IIR Data is enabled for FILT_OUTX Registers .			



1) The unfiltered data can be either the calibrated data or the raw data, depending on calib_en.



Measurement Channel Enable Bits for Cycle 1-4

The register is reset by RESET_TYPE_4.

SQ1_4 Offset Reset Value Measurement Channel Enable Bits for Cycle $20_{\rm H}$ 2936 2837 $_{\rm H}$ 1-4

31 30	29		24	23 22	21	1 1	16	
RES		SQ4		RES		SQ3		
r		rw	I	r		rw		
15 14	13		8	7 6	5		0	
RES		SQ2		SQ2 RES			SQ1	
r		rw		r		rw		

Field	Bits	Туре	Description
RES	31:30	r	Reserved Always read as 0
SQ4	29:24	rw	Sequence 4 channel enable The following values can be ored: $00\ 0001_{B}\ \text{CH0_EN}\ \text{Channel 0 enable}$ $00\ 0010_{B}\ \text{CH1_EN}\ \text{Channel 1 enable}$ $00\ 0100_{B}\ \text{CH2_EN}\ \text{Channel 2 enable}$ $00\ 1000_{B}\ \text{CH3_EN}\ \text{Channel 3 enable}$ $01\ 0000_{B}\ \text{CH4_EN}\ \text{Channel 4 enable}$ $10\ 0000_{B}\ \text{CH5_EN}\ \text{Channel 5 enable}$
RES	23:22	r	Reserved Always read as 0
SQ3	21:16	rw	Sequence 3 channel enable The following values can be ored: $00\ 0001_{\rm B}\ {\rm CH0_EN}\ {\rm Channel}\ 0\ {\rm enable}$ $00\ 0010_{\rm B}\ {\rm CH1_EN}\ {\rm Channel}\ 1\ {\rm enable}$ $00\ 0100_{\rm B}\ {\rm CH2_EN}\ {\rm Channel}\ 2\ {\rm enable}$ $00\ 1000_{\rm B}\ {\rm CH3_EN}\ {\rm Channel}\ 3\ {\rm enable}$ $01\ 0000_{\rm B}\ {\rm CH4_EN}\ {\rm Channel}\ 4\ {\rm enable}$ $10\ 0000_{\rm B}\ {\rm CH5_EN}\ {\rm Channel}\ 5\ {\rm enable}$
RES	15:14	r	Reserved Always read as 0




Field	Bits	Type	Description
SQ2	13:8	rw	Sequence 2 channel enable The following values can be ored: $00\ 0001_{\rm B}\ {\hbox{CH0_EN}}\ {\hbox{Channel 0 enable}}$ $00\ 0010_{\rm B}\ {\hbox{CH1_EN}}\ {\hbox{Channel 1 enable}}$ $00\ 0100_{\rm B}\ {\hbox{CH2_EN}}\ {\hbox{Channel 2 enable}}$ $00\ 1000_{\rm B}\ {\hbox{CH3_EN}}\ {\hbox{Channel 3 enable}}$ $01\ 0000_{\rm B}\ {\hbox{CH4_EN}}\ {\hbox{Channel 4 enable}}$ $10\ 0000_{\rm B}\ {\hbox{CH5_EN}}\ {\hbox{Channel 5 enable}}$
RES	7:6	r	Reserved Always read as 0
SQ1	5:0	rw	Sequence 1 channel enable The following values can be ored: 00 0001 _B CH0_EN Channel 0 enable 00 0010 _B CH1_EN Channel 1 enable 00 0100 _B CH2_EN Channel 2 enable 00 1000 _B CH3_EN Channel 3 enable 01 0000 _B CH4_EN Channel 4 enable 10 0000 _B CH5_EN Channel 5 enable



Measurement Channel Enable Bits for Cycle 1-8

The register is reset by RESET_TYPE_4.

SQ1_8_int Offset Reset Value
Measurement Channel Enable Bits for Cycle 2C_H 7B7B 7B1B_H
1-8



Field	Bits	Type	Description				
SQ8_int	31:28	rwp	Sequence 8 channel enable The following values can be ored: 0001 _B CH6_EN Channel 6 enable 0010 _B CH7_EN Channel 7 enable 0100 _B CH8_EN Channel 8 enable 1000 _B CH9_EN Channel 9 enable				
SQ7_int	27:24	rwp	Sequence 7 channel enable The following values can be ored: 0001 _B CH6_EN Channel 6 enable 0010 _B CH7_EN Channel 7 enable 0100 _B CH8_EN Channel 8 enable 1000 _B CH9_EN Channel 9 enable				
SQ6_int	23:20	rwp	Sequence 6 channel enable The following values can be ored: 0001 _B CH6_EN Channel 6 enable 0010 _B CH7_EN Channel 7 enable 0100 _B CH8_EN Channel 8 enable 1000 _B CH9_EN Channel 9 enable				
SQ5_int	19:16	rwp	Sequence 5 channel enable The following values can be ored: 0001 _B CH6_EN Channel 6 enable 0010 _B CH7_EN Channel 7 enable 0100 _B CH8_EN Channel 8 enable 1000 _B CH9_EN Channel 9 enable				




Field	Bits	Туре	Description
SQ4_int	15:12	rwp	Sequence 4 channel enable The following values can be ored: 0001 _B CH6_EN Channel 6 enable 0010 _B CH7_EN Channel 7 enable 0100 _B CH8_EN Channel 8 enable 1000 _B CH9_EN Channel 9 enable
SQ3_int	11:8	rwp	Sequence 3 channel enable The following values can be ored: 0001 _B CH6_EN Channel 6 enable 0010 _B CH7_EN Channel 7 enable 0100 _B CH8_EN Channel 8 enable 1000 _B CH9_EN Channel 9 enable
SQ2_int	7:4	rwp	Sequence 2 channel enable The following values can be ored: 0001 _B CH6_EN Channel 6 enable 0010 _B CH7_EN Channel 7 enable 0100 _B CH8_EN Channel 8 enable 1000 _B CH9_EN Channel 9 enable
SQ1_int	3:0	rwp	Sequence 1 channel enable The following values can be ored: 0001 _B CH6_EN Channel 6 enable 0010 _B CH7_EN Channel 7 enable 0100 _B CH8_EN Channel 8 enable 1000 _B CH9_EN Channel 9 enable



Measurement Channel Enable Bits for Cycle 5-8

The register is reset by RESET_TYPE_4.

SQ5_8 Offset Reset Value
Measurement Channel Enable Bits for Cycle 24_H 2837 2836_H
5-8



Field	Bits	Туре	Description					
RES	31:30	r	Reserved Always read as 0					
SQ8	29:24	rw	Sequence 8 channel enable The following values can be ored: 00 0001 _B CH0_EN Channel 0 enable 00 0010 _B CH1_EN Channel 1 enable 00 0100 _B CH2_EN Channel 2 enable 00 1000 _B CH3_EN Channel 3 enable 01 0000 _B CH4_EN Channel 4 enable 10 0000 _B CH5_EN Channel 5 enable					
RES	23:22	r	Reserved Always read as 0					
SQ7	21:16	rw	Sequence 7 channel enable The following values can be ored: $00\ 0001_{\rm B}\ {\hbox{CH0_EN}}\ {\hbox{Channel 0 enable}}$ $00\ 0010_{\rm B}\ {\hbox{CH1_EN}}\ {\hbox{Channel 1 enable}}$ $00\ 0100_{\rm B}\ {\hbox{CH2_EN}}\ {\hbox{Channel 2 enable}}$ $00\ 1000_{\rm B}\ {\hbox{CH3_EN}}\ {\hbox{Channel 3 enable}}$ $01\ 0000_{\rm B}\ {\hbox{CH4_EN}}\ {\hbox{Channel 4 enable}}$ $10\ 0000_{\rm B}\ {\hbox{CH5_EN}}\ {\hbox{Channel 5 enable}}$					
RES	15:14	r	Reserved Always read as 0					




Field	Bits	Туре	Description
SQ6	13:8	rw	Sequence 6 channel enable The following values can be ored: $00\ 0001_{\rm B}\ {\hbox{CH0_EN}}\ {\hbox{Channel 0 enable}}$ $00\ 0010_{\rm B}\ {\hbox{CH1_EN}}\ {\hbox{Channel 1 enable}}$ $00\ 0100_{\rm B}\ {\hbox{CH2_EN}}\ {\hbox{Channel 2 enable}}$ $00\ 1000_{\rm B}\ {\hbox{CH3_EN}}\ {\hbox{Channel 3 enable}}$ $01\ 0000_{\rm B}\ {\hbox{CH4_EN}}\ {\hbox{Channel 4 enable}}$ $10\ 0000_{\rm B}\ {\hbox{CH5_EN}}\ {\hbox{Channel 5 enable}}$
RES	7:6	r	Reserved Always read as 0
SQ5	5:0	rw	Sequence 5 channel enable The following values can be ored: $00\ 0001_{B}\ \text{CH0_EN}\ \text{Channel 0 enable}$ $00\ 0010_{B}\ \text{CH1_EN}\ \text{Channel 1 enable}$ $00\ 0100_{B}\ \text{CH2_EN}\ \text{Channel 2 enable}$ $00\ 1000_{B}\ \text{CH3_EN}\ \text{Channel 3 enable}$ $01\ 0000_{B}\ \text{CH4_EN}\ \text{Channel 4 enable}$ $10\ 0000_{B}\ \text{CH5_EN}\ \text{Channel 5 enable}$



Measurement Channel Enable Bits for Cycle 9-10

The register is reset by RESET_TYPE_4.

SQ9_10 Offset Reset Value
Measurement Channel Enable Bits for Cycle 28_H 0000 2936_H
9-10




Field	Bits	Туре	Description			
RES	31:16	r	Reserved Always read as 0			
RES	15:14	r	Reserved Always read as 0			
SQ10	13:8	rw	Sequence 10 channel enable The following values can be ored: 00 0001 _B CH0_EN Channel 0 enable 00 0010 _B CH1_EN Channel 1 enable 00 0100 _B CH2_EN Channel 2 enable 00 1000 _B CH3_EN Channel 3 enable 01 0000 _B CH4_EN Channel 4 enable 10 0000 _B CH5_EN Channel 5 enable			
RES	7:6	r	Reserved Always read as 0			
SQ9	5:0	rw	Sequence 9 channel enable The following values can be ored: 00 0001 _B CH0_EN Channel 0 enable 00 0010 _B CH1_EN Channel 1 enable 00 0100 _B CH2_EN Channel 2 enable 00 1000 _B CH3_EN Channel 3 enable 01 0000 _B CH4_EN Channel 4 enable 10 0000 _B CH5_EN Channel 5 enable			



Measurement Channel Enable Bits for Cycle 9 & 10

The register is reset by RESET_TYPE_4.

SQ9_10_int Offset Reset Value
Measurement Channel Enable Bits for Cycle 30_H 0000 007B_H
9 and 10



Field	Bits	Туре	Description
RES	31:8	r	Reserved Always read as 0
SQ10_int	7:4	rwp	Sequence 10 channel enable The following values can be ored: 0001 _B CH6_EN Channel 6 enable 0010 _B CH7_EN Channel 7 enable 0100 _B CH8_EN Channel 8 enable 1000 _B CH9_EN Channel 9 enable
SQ9_int	3:0	rwp	Sequence 9 channel enable The following values can be ored: 0001 _B CH6_EN Channel 6 enable 0010 _B CH7_EN Channel 7 enable 0100 _B CH8_EN Channel 8 enable 1000 _B CH9_EN Channel 9 enable



Sequencer Feedback Register

SQ_FB Sequencer Feedback Register					Offse 04 _H		(0000 00	00 000	x xxx	X 0XXX	x xxxx		Value XXXX _B
31	T.	T T		T	T.	 		T	21	20	T	T	I	16
				RES								СНх		
				r						I		r		
15	14		11	10	9	8	7			4	3			0
RES		SQx	1	ESM_ ACT*	EIM_ ACT*	SQ_S TOP		RI	ES	ı		SQ _.	_ FB	

Field	Bits	Туре	Description
RES	31:21	r	Reserved
			Always read as 0
СНх	20:16	Γ	Current ADC2 Channel Other bit combinations are reserved, do not use. 00000 _B CH0 Channel 0 enable 00001 _B CH1 Channel 1 enable 00010 _B CH2 Channel 2 enable 00011 _B CH3 Channel 3 enable 00100 _B CH4 Channel 4 enable 00101 _B CH5 Channel 5 enable 00110 _B CH6 Channel 6 enable 11101 _B CH7 Channel 7 enable
RES	15	r	11110 _B CH8 Channel 8 enable 11111 _B CH9 Channel 9 enable Reserved Always read as 0
SQx	14:11	Γ	Current Active Sequencer Other bit combinations are reserved, do not use. 0000 _B SQ0 Sequence 0 enable 0001 _B SQ1 Sequence 1 enable 0010 _B SQ2 Sequence 2 enable 0011 _B SQ3 Sequence 3 enable 0100 _B SQ4 Sequence 4 enable 0101 _B SQ5 Sequence 5 enable 0111 _B SQ6 Sequence 6 enable 0111 _B SQ7 Sequence 7 enable 1000 _B SQ8 Sequence 8 enable 1001 _B SQ9 Sequence 9 enable



Field	Bits	Туре	Description
ESM_ACTIVE	10	r	ADC2 ESM active
			0 _B not active ESM not active
			1 _B active ESM active
EIM_ACTIVE	9	r	ADC2 EIM active
			0 _B not active EIM not active
			1 _B active EIM active
SQ_STOP	8	r	ADC2 Sequencer Stop Signal for DPP
			0 _B DPP Running Postprocessing Sequencer in running mode
			1 _B DPP Stopped Postprocessing Sequencer stopped
RES	7:4	r	Reserved
			Always read as 0
SQ_FB	3:0	r	Current Sequence
_			Other bit combinations are n.u. , not used.
			0000 _B SQ1 Sequence 1
			0001 _B SQ2 Sequence 2
			0010 _B SQ3 Sequence 3
			0011 _B SQ4 Sequence 4
			0100 _B SQ5 Sequence 5
			0101 _B SQ6 Sequence 6
			0110 _B SQ7 Sequence 7
			0111 _B SQ8 Sequence 8
			1000 _B SQ9 Sequence 9
			1001 _B SQ10 Sequence 10
			1010 _B ESM ESM
			1011 _B CH_MASK Channel Mask = 0
			1100 _B SUSPEND Debug Suspend Mode



r

Measurement Core Module (incl. ADC2)

rw

Channel Setting Bits for Exceptional Interrupt Measurement

The register is reset by RESET_TYPE_3.

rw

rw

rw

Chanr	CHx_EIM Channel Setting Bits for Exceptional Interrupt Measurement							Offset 08 _H					Reset Value 0000 0000 _F			
31	1	I	I	I	I	1		1	1	T	I	1	1	T	16	
	ı	ı	1	ı	ı	1	R	ES	ı	I	1	I	ı	ı	1	
15		13	12	11	10		8	r 7		5	4				0	
10	RES		SEL	EN		REP	<u> </u>		RES	·			СНх	I		

r

Field	Bits	Type	Description
RES	31:13	r	Reserved
			Always read as 0
SEL	12	rw	Exceptional interrupt measurement (EIM) Trigger select
			0 _B CCU6_SEL ccu6_int triggers EIM
			1 _B CP_SEL cp_clk triggers EIM
EN	11	rw	Exceptional interrupt measurement (EIM) Trigger Event enable
			0 _B DISABLE start of EIM disabled
			1 _B ENABLE start of EIM enabled
REP	10:8	rw	Repeat count for exceptional interrupt measurement (EIM)
			000 _B 1 Measurements
			001 _B 2 Measurements
			010 _B 4 Measurements
			011 _B 8 Measurements
			100 _B 16 Measurements
			101 _B 32 Measurements
			110 _B 64 Measurements
			111 _B 128 Measurements
RES	7:5	r	Reserved
			Always read as 0




Field	Bits	Туре	Description
СНх	4:0	rw	Channel set for exceptional interrupt measurement (EIM)
			Other bit combinations are n.u. , not used.
			00000 _B CH0_EN Channel 0 enable
			00001 _B CH1_EN Channel 1 enable
			00010 _B CH2_EN Channel 2 enable
			00011 _B CH3_EN Channel 3 enable
			00100 _B CH4_EN Channel 4 enable
			00101 _B CH5_EN Channel 5 enable
			00110 _B CH6_EN Channel 6 enable
			11101 _B CH7_EN Channel 7 enable
			11110 _B CH8_EN Channel 8 enable
			11111 _B CH9_EN Channel 9 enable



Channel Setting Bits for Exceptional Sequence Measurement

The register is reset by RESET_TYPE_3.

CHx_ESM Offset Reset Value
Channel Setting Bits for Exceptional 0C_H 0000 0000_H
Sequence Measurement



Field	Bits	Туре	Description			
RES	31:18	r	Reserved Always read as 0			
STS	17	r	Exceptional Sequence Measurement is finished 0 _B Not Completed Exceptional Sequence Measurement not completed 1 _B Completed Exceptional Sequence Measurement completed			
EN	16	rw	Enable for Exceptional Sequence Measurement Trigger Event 0 _B Disable start of ESM disabled 1 _B Enable start of ESM enabled			
RES	15:11	r	Reserved Always read as 0			
SEL	10	rw	Exceptional Sequence Measurement Trigger Select 0 _B CCU6_SEL ccu6_int starts ESM 1 _B CP_SEL cp_clk starts ESM			
ESM_1	9:6	rw	Channel Sequence for Exceptional Sequence Measurement (ESM) The following values can be ored: 0001 _B CH6_EN Channel 6 enable 0010 _B CH7_EN Channel 7 enable 0100 _B CH8_EN Channel 8 enable 1000 _B CH9_EN Channel 9 enable			
ESM_0	5:0	rw	Channel Sequence for Exceptional Sequence Measurement (ESM) The following values can be ored: 00 0001 _B CH0_EN Channel 0 enable 00 0010 _B CH1_EN Channel 1 enable 00 0100 _B CH2_EN Channel 2 enable 00 1000 _B CH3_EN Channel 3 enable 01 0000 _B CH4_EN Channel 4 enable 10 0000 _B CH5_EN Channel 5 enable			



24.5 Calibration Unit

24.5.1 Functional Description

The calibration unit of the Measurement Core module is dedicated to cancel offset and gain errors out of the signal chain. The upcoming two chapters describe usage and setup of the calibration unit.

24.5.1.1 Method for determining the Calibration Parameters

As mentioned in the introduction of the calibration unit, the module can be used to correct gain and offset errors caused by non-idealities in the measurement chain. These non-idealities are caused by the corresponding measurement chain modules.

Those first order non-idealities are:

- Offset and Gain Error of ADC2.
- · Offset and Gain Error of the Attenuator (especially voltage measurement).
- Offset and Gain Error of Reference Voltage caused by non-ideality of reference voltage.

All these factors are summed up in the overall Gain (factor **b**) and overall Offset (adder **a**) of the complete measurement chain. They are calculated from a two point test result and stored inside the NVM.

Note: The calibration of the HV-Monitoring-Pins was done with an external 1 $k\Omega$ resistor. The usage of a resistor with a bigger value requires a recalibration of the signal path due to a finite resistor value of the attenuator.

24.5.1.2 Setup of Calibration Unit

Each channel has its own calibration unit and thus also its dedicated Gain and Offset parameter. These parameters are stored in a 100TP page of the Flash Module. After each reset of RESET_TYPE_4 these coefficients are downloaded from NVM into the corresponding registers. The user may not take care about the configuration of these parameters. After this has been done, the values are used for the correction procedure. The figure below shows the formula performed by the calibration unit and the required **sfr**-Register to control its functionality in a generic way.

The parameters ADC2_CALOFFS_CHx and ADC2_CALGAIN_CHx are stored in an 8 bit, 2th complement format.

User's Manual 706 Rev. 1.3, 2017-06-27






Figure 200 Structure of Calibration Unit

The function applied to calculate the calibrated ADC2 value is:

$$ADC2_CHx_cal = \left(1 + \frac{ADC2_CALGAIN_CHx}{256}\right) * ADC2_CHx_uncal + \frac{ADC2_CALOFFS_CHx}{2}$$



24.5.2 Calibration Unit Control Registers

The Calibration Unit can be configured by the **SFR** Register shown below. The registers which cannot be written by the user have the attribute **rwp**. Those registers are:

CAL_CH6_7,

CAL_CH8_9

Table 167 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value
Calibration Unit Contro	ol Registers	,	
CAL_CH0_1	ADC2 Calibration Value for Channel 0 & 1	34 _H	0000 0000 _H
CAL_CH2_3	ADC2 Calibration Value for Channel 2 & 3	38 _H	0000 0000 _H
CAL_CH4_5	ADC2 Calibration Value for Channel 4 & 5	3C _H	0000 0000 _H
CAL_CH6_7	ADC2 Calibration Value for Channel 6 & 7	40 _H	0000 0000 _H
CAL_CH8_9	ADC2 Calibration Value for Channel 8 & 9	44 _H	0000 0000 _H

The registers are addressed wordwise.

ADC2 Calibration Value Channel 0 & 1

CAL_CH0_1 ADC2 Calib	l ration Value for Channel 0 &		iset 4 _H		Reset Value 0000 0000 _H
31		24	23	1 1 1	16
	GAIN_CH1			OFFS_CH1	
	rw			rw	
15		8	7		0
	GAIN_CH0			OFFS_CH0	
	rw		'	rw	,

Field	Bits	Туре	Description
GAIN_CH1	31:24	rw	Gain Calibration for channel 1 For uncalibrated ADC output set CALIB_EN_1 = 0
OFFS_CH1	23:16	rw	Offset Calibration for channel 1 For uncalibrated ADC output set CALIB_EN_1 = 0
GAIN_CH0	15:8	rw	Gain Calibration for channel 0 For uncalibrated ADC output set CALIB_EN_0 = 0



Field	Bits	Туре	Description
OFFS_CH0	7:0	rw	Offset Calibration for channel 0 For uncalibrated ADC output set CALIB_EN_0 = 0

ADC2 Calibration Value for Channel 2 & 3

The register is reset by RESET_TYPE_4.

CAL_CH2_3			Offset Reser				
ADC2 Calibration Value for Channel 2 & 3			8 _H		0000 0000 _H		
31		24	23		16		
	GAIN_CH3			OFFS_CH3			
	rw			rw			
15		8	7		0		
	GAIN_CH2			OFFS_CH2			
	rw		1	rw			

Field	Bits	Туре	Description
GAIN_CH3	31:24	rw	Gain Calibration for channel 3 For ADC output set CALIB_EN_3 = 0
OFFS_CH3	23:16	rw	Offset Calibration for channel 3 For ADC output set CALIB_EN_3 = 0
GAIN_CH2	15:8	rw	Gain Calibration for channel 2 For ADC output set CALIB_EN_2 = 0
OFFS_CH2	7:0	rw	Offset Calibration for channel 2 For ADC output set CALIB_EN_2 = 0

ADC2 Calibration Value for Channel 4 & 5

CAL_CH4_s ADC2 Calib	5 pration Value for Channel 4 & 5		fset C _H		Reset Value 0000 0000 _H
31		24	23		16
	GAIN_CH5			OFFS_CH5	
	rw			rw	
15		8	7		0
	GAIN_CH4			OFFS_CH4	
	rw			rw	



Field	Bits	Туре	Description
GAIN_CH5	31:24	rw	Gain Calibration for channel 5 For ADC output set CALIB_EN_5 = 0
OFFS_CH5	23:16	rw	Offset Calibration for channel 5 For ADC output set CALIB_EN_5 = 0
GAIN_CH4	15:8	rw	Gain Calibration for channel 4 For ADC output set CALIB_EN_4 = 0
OFFS_CH4	7:0	rw	Offset Calibration for channel 4 For ADC output set CALIB_EN_4 = 0

ADC2 Calibration Value for Channel 6 & 7

The register is reset by RESET_TYPE_4.


CAL_CH6_7 ADC2 Calibration Value for Channel 6 & 7					fset 0 _H			Reset Value 0000 0000 _H
31	1 1 1		1	24	23	I I	1 1	16
	GAIN_	_CH7					OFFS_CH	7
	rw	γp		1			rwp	
15				8	7			0
	GAIN	_CH6	T				OFFS_CH	6
	rw	'p	'				rwp	

Field	Bits	Туре	Description
GAIN_CH7	31:24	rwp	Gain Calibration for channel 7 For ADC output set CALIB_EN_7 = 0
OFFS_CH7	23:16	rwp	Offset Calibration for channel 7 For ADC output set CALIB_EN_7 = 0
GAIN_CH6	15:8	rwp	Gain Calibration for channel 6 For ADC output set CALIB_EN_6 = 0
OFFS_CH6	7:0	rwp	Offset Calibration for channel 6 For ADC output set CALIB_EN_6 = 0

ADC2 Calibration Value for Channel 8 & 9

CAL_CH8_9	Offset	Reset Value
ADC2 Calibration Value for Channel 8 & 9	44 _H	0000 0000 _H





Field	Bits	Туре	Description
GAIN_CH9	31:24	rwp	Gain Calibration for channel 9 For ADC output set CALIB_EN_9 = 0
OFFS_CH9	23:16	rwp	Offset Calibration for channel 9 For ADC output set CALIB_EN_9 = 0
GAIN_CH8	15:8	rwp	Gain Calibration for channel 8 For ADC output set CALIB_EN_8 = 0
OFFS_CH8	7:0	rwp	Offset Calibration for channel 8 For ADC output set CALIB_EN_8 = 0

24.6 IIR-Filter

24.6.1 Functional Description

To cancel low frequency noise out of the measured signal, every channel of the digital signal includes a first order IIR Filter. The structure of the IIR Filter is shown in the picture below.




Figure 201 IIR-Filter Implemention Structure

$$H_{IIR}(z) = \frac{b_0}{(1 - a_{1}^* z^{-1})}$$

(26)

This filter allows an effective suppression of high-frequency components like noise or crosstalk caused by HF-components in order to avoid the generation of unwanted interrupts. The coefficient b can be expressed as:

$$a_1 = 1 - b_0$$
 (27)

With the coefficient b implemented in the IIR Filter transfer function, it looks like:

$$H_{IIR}(z) = \frac{b_0}{(1 - (1 - b_0) * z^{-1})}$$
(28)






Figure 202 IIR Filter Transfer Function for different filter length fl (sampling frequency is assumed to be 125 kHz)

24.6.1.1 Step Response

The IIR filter's step response time is shown in the figure below:




Figure 203 IIR Step Response Time

Table 168 summarizes the main filter characteristics.

Table 168 IIR filter characteristics

Filter coefficient	Group delay at=ω0
b ₀	τ[samples]
2 ⁻¹	2
2 ⁻²	4



Table 168 IIR filter characteristics (cont'd)

Filter coefficient	Group delay at=ω0					
b ₀	τ[samples]					
2 ⁻³	8					
2-4	16					



24.6.2 IIR Filter Control Registers

The IIR Filter can also be configured by the **sfr** Register shown below. The registers which cannot be written by the user have the attribute **rwp**. Those registers are:

FILTCOEFF6_9

The **FILT_OUT0** to **FILT_OUT9** registers are 10 bits wide, but the ADC delivers only a resolution of 8 bits. **Table 169** shows how the lower two bits are determined.

Table 169 ADC2_FILT_OUT register setting

CTRL1.CALIB_EN	CTRL4.FILT_OUT_SEL	FILT_OUT0.OUT_CH0
0	0	"00"
0	1	"filt_out(3:2)"
1	0	"calib_out(1:0)"
1	1	"filt_out(3:2)"

The result of the calibration unit is 10 bits, the output is feed into the IIR filter. The internal result of the IIR filter is 12 bits, the output is converted to 10 bit and fed into the postprocessing. The user can monitor the calculated values in the FILT_OUT0 to FILT_OUT9 registers and gets access to 10 bit wide result information.

Table 170 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value		
IIR Filter Control Regis	sters	,			
FILTCOEFF0_5	Filter Coefficients ADC Channel 0-5	48 _H	0000 0AAA _H		
FILTCOEFF6_9	Filter Coefficients ADC Channel 6-9	4C _H	0000 00D5 _H		
FILT_OUT0	ADC or Filter Output Channel 0	50 _H	0000 0000 0000 0000 0000 00XX XXXX XXXX _B		
FILT_OUT1	ADC or Filter Output Channel 1	54 _H	0000 0000 0000 0000 0000 00XX XXXX XXXX _B		
FILT_OUT2	ADC or Filter Output Channel 2	58 _H	0000 0000 0000 0000 0000 00XX XXXX XXXX _B		
FILT_OUT3	ADC or Filter Output Channel 3	5C _H	0000 0000 0000 0000 0000 00XX XXXX XXXX _B		
FILT_OUT4	ADC or Filter Output Channel 4	60 _H	0000 0000 0000 00XX XXXX XXXX _B		



Table 170 Register Overview (cont'd)

Register Short Name	Register Long Name	Offset Address	Reset Value
FILT_OUT5	ADC or Filter Output Channel 5	64 _H	0000 0000 0000 0000 0000 00XX XXXX XXXX _B
FILT_OUT6	ADC or Filter Output Channel 6	68 _H	0000 0000 0000 000X XXXX XXXX _B
FILT_OUT7	ADC or Filter Output Channel 7	6C _H	0000 0000 0000 0000 0000 00XX XXXX XXXX _B
FILT_OUT8	ADC or Filter Output Channel 8	70 _H	0000 0000 0000 0000 0000 00XX XXXX XXXX _B
FILT_OUT9	ADC or Filter Output Channel 9	74 _H	0000 0000 0000 00XX XXXX XXXX _B

The registers are addressed wordwise.

rw



Measurement Core Module (incl. ADC2)

rw

Filter Coefficients ADC Channel 0-5

The register is reset by RESET_TYPE_4.

rw

FILTCOEFF0_5 Filter Coefficients ADC Channel 0-5								fset 8 _H							Value DAAA _H
31															16
						R	ES	1				ı	1		
							•	r						•	
15			12	11	10	9	8	7	6	5	4	3	2	1	0
RES CH5			H5	CI	H4	С	Н3	CI	H2	CI	H1	C	Н0		

rw

rw

rw

Field	Bits	Туре	Description
RES	31:12	r	Reserved
			Always read as 0
CH5	11:10	rw	Filter Coefficient b ₀ for ADC channel 5 00 _B 1/2 weight of current sample 01 _B 1/4 weight of current sample 10 _B 1/8 weight of current sample 11 _B 1/16 weight of current sample
CH4	9:8	rw	Filter Coefficient b ₀ for ADC channel 4 00 _B 1/2 weight of current sample 01 _B 1/4 weight of current sample 10 _B 1/8 weight of current sample 11 _B 1/16 weight of current sample
CH3	7:6	rw	Filter Coefficient b ₀ for ADC channel 3 00 _B 1/2 weight of current sample 01 _B 1/4 weight of current sample 10 _B 1/8 weight of current sample 11 _B 1/16 weight of current sample
CH2	5:4	rw	Filter Coefficient b ₀ for ADC channel 2 00 _B 1/2 weight of current sample 01 _B 1/4 weight of current sample 10 _B 1/8 weight of current sample 11 _B 1/16 weight of current sample
CH1	3:2	rw	Filter Coefficient b ₀ for ADC channel 1 00 _B 1/2 weight of current sample 01 _B 1/4 weight of current sample 10 _B 1/8 weight of current sample 11 _B 1/16 weight of current sample



Field	Bits	Туре	Description
CH0	1:0	rw	Filter Coefficient b ₀ for ADC channel 0
			00 _B 1/2 weight of current sample
			01 _B 1/4 weight of current sample
			10 _B 1/8 weight of current sample
			11 _B 1/16 weight of current sample

User's Manual 718 Rev. 1.3, 2017-06-27

rwp



Measurement Core Module (incl. ADC2)

rwp

Filter Coefficients ADC Channel 6-9

The register is reset by RESET_TYPE_4.

FILTCOEFF6_9 Filter Coefficients ADC Channel 6-9						fset C _H							t Value 00D5 _H		
31	T	T	1 1		1	ı	1	Ī	Т	Ī	I		ı	Т	16
	ı	1				1	RI	ES	ı	ı	ı		ı	ı	
					•	-		r							
15	T	1	1 1		1		8	7	6	5	4	3	2	1	0
RES					1	1	C	H9	CI	H8	CI	H7	С	H6	

rwp

rwp

Field	Bits	Type	Description
RES	31:8	r	Reserved
			Always read as 0
CH9	7:6	rwp	Filter Coefficients ADC channel 9
			00 _B 1/2 weight of current sample
			01 _B 1/4 weight of current sample
			10 _B 1/8 weight of current sample
			11 _B 1/16 weight of current sample
CH8	5:4	rwp	Filter Coefficients ADC channel 8
			00 _B 1/2 weight of current sample
			01 _B 1/4 weight of current sample
			10 _B 1/8 weight of current sample
			11 _B 1/16 weight of current sample
CH7	3:2	rwp	Filter Coefficients ADC channel 7
			00 _B 1/2 weight of current sample
			01 _B 1/4 weight of current sample
			10 _B 1/8 weight of current sample
			11 _B 1/16 weight of current sample
CH6	1:0	rwp	Filter Coefficients ADC channel 6
			00 _B 1/2 weight of current sample
			01 _B 1/4 weight of current sample
			10 _B 1/8 weight of current sample
			11 _B 1/16 weight of current sample



ADC or Filter Output Channel 0

The register is reset by RESET_TYPE_3. This registers reflects the current value of channel 0 of the measurement chain.

FILT_OUT0 ADC or Filter Output Channel 0							Offset 50 _H	0000	0000 00	000 00	00 00	000 00XX		t Value XXXX _B
31														16
			1		1		RES	1	1		1	'	1	
					I		r			1				
15	T	Т	T		10	9	T T	1	1	T	1	T	Г	0
	1	R	ES		ı				OUT	_CH0	1		ı	
			r			1				r				

Field	Bits	Type	Description
RES	31:10	r	Reserved
			Always read as 0
OUT_CH0	9:0	r	ADC2 output value channel 0
			For filtered output set CTRL4.FILT_OUT_SEL_5_0[0] = 1
			For unfiltered output set CTRL4.FILT_OUT_SEL_5_0[0] = 0



ADC or Filter Output Channel 1

	FILT_OUT1 ADC or Filter Output Channel 1				Offset 54 _H	0000 00	Reset Value 0000 0000 0000 00XX XXXX XXXX _B					
31				1					T		1	16
					RES							
		· ·	1	1	r	'						
15			10	9								0
	RE	S					OUT	_CH1	1			
	r			•	<u> </u>			r			•	<u>. </u>

Field	Bits	Туре	Description
RES	31:10	r	Reserved Always read as 0
OUT_CH1	9:0	r	ADC or filter output value channel 1 For filtered output set CTRL4.FILT OUT SEL 5 0[1] = 1
			For unfiltered output set CTRL4.FILT_OUT_SEL_5_0[1] = 0



ADC or Filter Output Channel 2

_	FILT_OUT2 ADC or Filter Output Channel 2					Offset 58 _H 0000 0000						0000	00XX		t Value XXXX _B
31	Т	Т	T	ı	T	I	I	T	1	T	T	T	1	T	16
	1	1	ı	1	ı	ı	RI	ES	1	ı	ı	I	1	ı	
								r							
15					10	9		T							0
	1	RI	ES					1		OUT	_CH2	1		1	
	•	•	r	•		•		•	•	•	r		•		

Field	Bits	Туре	Description
RES	31:10	r	Reserved Always read as 0
OUT_CH2	9:0	r	ADC or filter output value channel 2 For filtered output set CTRL4.FILT_OUT_SEL_5_0[2] = 1 For unfiltered output set CTRL4.FILT_OUT_SEL_5_0[2] = 0



ADC or Filter Output Channel 3

_	FILT_OUT3 ADC or Filter Output Channel 3					Offset 5C _H 0000 00					000 000	Reset Value				
31															16	
	1	1	1		1	1	RE	s	1				1	1		
			•				r									
15	1		1		10	9									0	
		R	ES							ОUТ	_СН3					
			r	1							r			1		

Field	Bits	Туре	Description
RES	31:10	r	Reserved Always read as 0
OUT_CH3	9:0	r	ADC or filter output value channel 3 For filtered output set CTRL4.FILT_OUT_SEL_5_0[3] = 1 For unfiltered output set CTRL4.FILT_OUT_SEL_5_0[3] = 0



ADC or Filter Output Channel 4

FILT_OUT4 ADC or Filte	_						0000	Reset Value 000 0000 0000 00XX XXXX XXXX _B				
31	1 1	1	1 1		ı		-			ı	16	
				RES		T	1	1	1	ı	1	
				r	'		'	'		'		
15		10	9								0	
	RES	. '		'		OU	T_CH	4				
	r				'	-	r			'		

Field	Bits	Type	Description
RES	31:10	r	Reserved Always read as 0
OUT_CH4	9:0	r	ADC or filter output value channel 4 For filtered output set CTRL4.FILT_OUT_SEL_5_0[4] = 1 For unfiltered output set CTRL4.FILT_OUT_SEL_5_0[4] = 0



ADC or Filter Output Channel 5

FILT_OUT	5	Offset 64 _H 0000 0000					0000	Reset Value						
31					T									16
							RES		, ,				,	·
			'	'	'		r	'	'	'	,		'	
15	T T		-	10	9		T	1	1	1	1	-		0
	RE	S							0	UТ_СН	15			
	r									r				

Field	Bits	Туре	Description
RES	31:10	r	Reserved Always read as 0
OUT_CH5	9:0	r	ADC or filter output value channel 5 For filtered output set CTRL4.FILT_OUT_SEL_5_0[5] = 1 For unfiltered output set CTRL4.FILT_OUT_SEL_5_0[5] = 0



ADC or Filter Output Channel 6

FILT_OUT6 ADC or Filte	er Output Cha	nnel 6		Offset 68 _H	000	Reset Value 0000 0000 0000 0000 000X XXXX XXXX _B						
31	1 1	1 1	ı	- I	ı		1	T	ı	1	16	
			1	RES	1	1		1	1	1		
			-	r	'	1	'		'	'		
15		1(9								0	
	RES					OUT	г_СН6					
	r						r		'			

Field	Bits	Туре	Description
RES	31:10	r	Reserved Always read as 0
OUT_CH6	9:0	r	ADC or filter output value channel 6 For filtered output set CTRL4.FILT_OUT_SEL_9_6[0] = 1 For unfiltered output set CTRL4.FILT_OUT_SEL_9_6[0] = 0



ADC or Filter Output Channel 7

FILT_C		r Outpu	ut Chai	nnel 7	Offset 6C _H 0000 0000 000						Reset Value				
31														16	
			1				RES								
							r					'			
15	Т		T		10	9								0	
	1	R	ES				'	,	OU.	T_CH7	,				
	1		r		1					r		-			

Field	Bits	Туре	Description
RES	31:10	r	Reserved Always read as 0
OUT_CH7	9:0	r	ADC or filter output value channel 7 For filtered output set CTRL4.FILT_OUT_SEL_9_6[1] = 1 For unfiltered output set CTRL4.FILT_OUT_SEL_9_6[1] = 0



ADC or Filter Output Channel 8

FILT_OUT ADC or Fi	⁻ 8 Iter Outpu	t Cha	nnel 8		Offset 70 _H				Reset Valu 0000 0000 0000 0000 00XX XXXX XXXX						
31	1 1		ı	T	T	T				1				16	
			1	ı	1	1	RES		ı	1	1		1		
			-1				r	'	•	'	1	'	'		
15			1	10	9		1			_			1	0	
	RE	S	1	ı		1	T		OUT	_CH8	1		1		
	r				1	-	ı			r	1				

Field	Bits	Туре	Description
RES	31:10	r	Reserved Always read as 0
OUT_CH8	9:0	r	ADC or filter output value channel 8 For filtered output set CTRL4.FILT_OUT_SEL_9_6[2] = 1 For unfiltered output set CTRL4.FILT_OUT_SEL_9_6[2] = 0



ADC or Filter Output Channel 9

FILT_OUTS		.	annal .	0	Offset 0,000,000						Reset Value					
ADC or Fil	ter Outp	ut Cr	iannei	9	74 _H 0				0000 0000 0000 0000 0000 00XX XXXX XXX							
31														16		
	I			I		ı	I	1	I	1		1	I			
							RES									
		1									ĺ					
							r									
15				10	9									0		
	R	ES	1	ı			ı	1	0	UT_CH	19	1	ı			
		r	'	1					<u> </u>	r						

Field	Bits	Туре	Description
RES	31:10	r	Reserved Always read as 0
OUT_CH9	9:0	r	ADC or filter output value channel 9 For filtered output set CTRL4.FILT_OUT_SEL_9_6[3] = 1 For unfiltered output set CTRL4.FILT_OUT_SEL_9_6[3] = 0



24.7 Signal Processing

24.7.1 Functional Description




Figure 204 Postprocessing channel block diagram for voltage and temperature measurements

As shown in Figure 204 an adjustable filter can be applied for the upper and the lower measurement channel, which averages 2, 4, 8 or 16 measurement values continuously. The filtered signal or the demultiplexed ADC output signal ADC_OUTx is compared with an upper threshold THy_z_UPPPER.CHx and a lower threshold THy_z_LOWER.CHx. When the thresholds are exceeded, the comparator outputs get active. For all measurement modes a freely adjustable hysteresis can be defined which is defined with the CNTy_z_LOWER.HYST_UP_CHx and CNTy_z_LOWER.HYST_LO CHx values.

In addition to the first filter stage, the second filters (counters) integrate the comparator output values S_{TH_UP/LO_CHX} until an individual upper and lower timing threshold $2^{CNT_UP/LO_CHX}$ is reached. When reaching the upper timing threshold $2^{CNT_UP_CHX}$, the upper counter increment is stalled and the status output CHx_UP_STS is set. For MMODE_OV = 1, the inverted lower comparator output signal $S_{TH_LO_CHX}$ is normalized again. When the output signal is above THy_z_LOWER.CHx, the lower counter is incremented until the max. threshold $2^{CNT_LO_CHX}$ is reached. Individual interrupts for the upper and lower channel can be triggered with the rising edge of the status signals UP/LO_x_STS.

In general the IIR filter stage suppresses higher frequency noise efficiently and triggering with the upper and lower threshold TH_UP/LO_CHx are dependent on the measured values. Hence short high-level spikes might pass the thresholds. In opposite to the first stage the nature of the second filter stage is more a time filter, which is less dependent on the measurement values but on event durations of S_{TH_LO/UP_CHX} as generated by the first comparator stage. Therefore the second stage has a lower noise suppression performance for higher frequencies and also adds a delay for the trigger time proportional to $2^{CNT_LO/HI_CHX}$.






Figure 205 Measurement examples of a measurement channel with disabled filters

Figure 205 shows three examples, a range-control and an over- and undervoltage detection.



24.7.2 Postprocessing Control Registers

The Temperature Sensor is fully controllable by the below listed sfr Registers.

Table 171 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value
Postprocessing Control F	Registers		
FILT_UP_CTRL	Upper Threshold Filter Enable	78 _H	0000 003F _H
FILT_LO_CTRL	Lower Threshold Filter Enable	7C _H	0000 003F _H
TH0_3_LOWER	Lower Comparator Trigger Level Channel 0-3	80 _H	3C2C 3A42 _H
TH4_5_LOWER	Lower Comparator Trigger Level Channel 4&5	84 _H	0000 9A2C _H
TH6_9_LOWER	Lower Comparator Trigger Level Channel 6-9	88 _H	C7D3 BBDB _H
TH0_3_UPPER	Upper Comparator Trigger Level Channel 0-3	8C _H	A8AB DAE2 _H
TH4_5_UPPER	Upper Comparator Trigger Level Channel 4&5	90 _H	0000 BC42 _H
TH6_9_UPPER	Upper Comparator Trigger Level Channel 6-9	94 _H	E2FA C6EE _H
CNT0_3_LOWER	Lower Counter Trigger Level Channel 0-3	98 _H	1213 1312 _H
CNT4_5_LOWER	Lower Counter Trigger Level Channel 4&5	9C _H	0000 0A0A _H
CNT6_9_LOWER	Lower Counter Trigger Level Channel 6-9	A0 _H	0A0A 0A0A _H
CNT0_3_UPPER	Upper Counter Trigger Level Channel 0-3	A4 _H	1213 1B1A _H
CNT4_5_UPPER	Upper Counter Trigger Level Channel 4&5	A8 _H	0000 1212 _H
CNT6_9_UPPER	Upper Counter Trigger Level Channel 6-9	AC _H	1A1A 1911 _H
MMODE0_5	Overvoltage Measurement Mode of Ch 0-5	B0 _H	0000 0000 _H

The registers are addressed wordwise.



Upper Threshold Filter Enable

Setting the corresponding channel configuration flag connects the IIR filter output to the postprocessing for upper threshold detection of this channel.

FILT_U Upper			lter En	able	Offset 78 _H										Value 003F _H
31	T	Т	T	I	T	T	ı	Т	T	T	T	Т	T	I	16
							R	ES							
	1	1	1	I	1		1	r			1	I	1	I	
15			12	11			8	7	6	5	4	3	2	1	0
RES			R	ES		R	ES	Ch5_ EN	Ch4_ EN	Ch3_ EN	Ch2_ EN	Ch1_ EN	Ch0_ EN		
		r				r			r	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
RES	31:12	r	Reserved
			Always read as 0
RES	11:8	r	Reserved
			Always read as 0
RES	7:6	r	Reserved
			Always read as 0
Ch5_EN	5	rw	Upper threshold IIR filter enable ch 5
			0 _B disable
			1 _B enable
Ch4_EN	4	rw	Upper threshold IIR filter enable ch 4
			0 _B disable
			1 _B enable
Ch3_EN	3	rw	Upper threshold IIR filter enable ch 3
			0 _B disable
			1 _B enable
Ch2_EN	2	rw	Upper threshold IIR filter enable ch 2
			0 _B disable
			1 _B enable
Ch1_EN	1	rw	Upper threshold IIR filter enable ch 1
			0 _B disable
			1 _B enable
Ch0_EN	0	rw	Upper threshold IIR filter enable ch 0
			0 _B disable
			1 _B enable



Lower Threshold Filter Enable

The register is reset by RESET_TYPE_4. Setting the corresponding channel configuration flag connects the IIR filter output to the postprocessing for lower threshold detection of this channel.

FILT_L Lower	_		lter En	able	Offset e 7C _H									Value 003F _H	
31	T	T	T	I	T	T	ı	T	T	T	T	T	T	T	16
							RI	ES							
								r							
15			12	11			8	7	6	5	4	3	2	1	0
	RES			RES			R	ES	Ch5_ EN	Ch4_ EN	Ch3_ EN	Ch2_ EN	Ch1_ EN	Ch0_ EN	
		r				r			r	rw	rw	rw	rw	rw	rw


Field	Bits	Type	Description
RES	31:12	r	Reserved
			Always read as 0
RES	11:8	r	Reserved
			Always read as 0
RES	7:6	r	Reserved
			Always read as 0
Ch5_EN	5	rw	Lower threshold IIR filter enable ch 5
			0 _B disable
			1 _B enable
Ch4_EN	4	rw	Lower threshold IIR filter enable ch 4
			0 _B disable
			1 _B enable
Ch3_EN	3	rw	Lower threshold IIR filter enable ch 3
			0 _B disable
			1 _B enable
Ch2_EN	2	rw	Lower threshold IIR filter enable ch 2
			0 _B disable
			1 _B enable
Ch1_EN	1	rw	Lower threshold IIR filter enable ch 1
			0 _B disable
			1 _B enable
Ch0_EN	0	rw	Lower threshold IIR filter enable ch 0
			0 _B disable
			1 _B enable



Overvoltage Measurement Mode of Ch 0-5

The register is reset by RESET_TYPE_4.

MMODE0_5 Offset Reset Value Overvoltage Measurement Mode of Ch 0-5 B0_H 0000 0000_H



Field	Bits	Type	Description
RES	31:12	r	Reserved Always read as 0
Ch5	11:10	rw	Measurement mode ch 5 00 _B MMODE0 upper & lower voltage/limit measurement 01 _B MMODEUV undervoltage/-limit measurement 10 _B MMODEOV overvoltage/-limit measurement 11 _B RESERVED reserved
Ch4	9:8	rw	Measurement mode ch 4 00 _B MMODE0 upper & lower voltage/limit measurement 01 _B MMODEUV undervoltage/-limit measurement 10 _B MMODEOV overvoltage/-limit measurement 11 _B RESERVED reserved
Ch3	7:6	rw	Measurement mode ch 3 00 _B MMODE0 upper & lower voltage/limit measurement 01 _B MMODEUV undervoltage/-limit measurement 10 _B MMODEOV overvoltage/-limit measurement 11 _B RESERVED reserved
Ch2	5:4	rw	Measurement mode ch 2 00 _B MMODE0 upper & lower voltage/limit measurement 01 _B MMODEUV undervoltage/-limit measurement 10 _B MMODEOV overvoltage/-limit measurement 11 _B RESERVED reserved
Ch1	3:2	rw	Measurement mode ch 1 00 _B MMODE0 upper & lower voltage/limit measurement 01 _B MMODEUV undervoltage/-limit measurement 10 _B MMODEOV overvoltage/-limit measurement 11 _B RESERVED reserved



Field	Bits	Туре	Description
Ch0	1:0	rw	Measurement mode ch 0
			00 _B MMODE0 upper & lower voltage/limit measurement
			01 _B MMODEUV undervoltage/-limit measurement
			10 _B MMODEOV overvoltage/-limit measurement
			11 _B RESERVED reserved



CH0

rw

Upper Comparator Trigger Level Channel 0-3

CH1

rw

TH0_3	_UPPER Offset										Reset Val					
Upper	per Comparator Trigger Level Channel 0-3							8	Сн						A8AB	DAE2 _H
31	1	Г	1					24	23		Т	ı		1		16
			Cŀ	13								C	H2			
			rv	N									rw			
15	1							8	7		1					0

Field	Bits	Туре	Description
CH3	31:24	rw	Channel 3 upper trigger level, ADC2_CH3_UPPER_TH Corresponding voltage value see equation. 00 _H min. threshold value = 0 FF _H max. threshold value = 255
CH2	23:16	rw	Channel 2 upper trigger level, ADC2_CH2_UPPER_TH Corresponding voltage value see equation. 00 _H min. threshold value = 0 FF _H max. threshold value = 255
CH1	15:8	rw	Channel 1 upper trigger level, ADC2_CH1_UPPER_TH Corresponding voltage value see equation. 00 _H min. threshold value = 0 FF _H max. threshold value = 255
CH0	7:0	rw	Channel 0 upper trigger level, ADC2_CH0_UPPER_TH Corresponding voltage value see equation. 00 _H min. threshold value = 0 FF _H max. threshold value = 255



rw

Upper Comparator Trigger Level Channel 4 & 5

rw

TH4_5_UPPER Upper Comparator Trigger Level Channel 4&5							fset 0 _H						Value BC42 _H	
31	T	1	T			ı		1 1		1			ı	16
	1	ı	1	1	1	T	R	ES	1	ı	1	1	ı	ı
					•	•	•	r		•	•		•	
15	T	T	1		1	-	8	7		1			ı	0
				CH5							CH4			

Field	Bits	Туре	Description
RES	31:16	r	Reserved Always read as 0
CH5	15:8	rw	Channel 5 upper trigger level, ADC2_CH5_UPPER_TH Corresponding voltage value see equation. 00 _H min. threshold value = 0 FF _H max. threshold value = 255
CH4	7:0	rw	Channel 4 upper trigger level, ADC2_CH4_UPPER_TH Corresponding voltage value see equation. 00 _H min. threshold value = 0 FF _H max. threshold value = 255



Upper Comparator Trigger Level Channel 6-9

TH6_9_UP	PER	Off	set			Reset	Value							
Upper Comparator Trigger Level Channel 6-9 9							4 _H						E2FA	C6EE _H
31						24	23							16
'	CH9								ı	, C	Н8	1	1	'
	1			ı	1	1		ı	I		1	ı	1	

31		24	23	T T	16
	CH9			СН8	
	rwp			rwp	
15	T T T T	8	7		0
	СН7			CH6	
	rwp			rwp	


Field	Bits	Type	Description
CH9	31:24	rwp	Channel 9 upper trigger level, ADC2_CH9_UPPER_TH Corresponding voltage value see equation. 00 _H min. threshold value = 0 FF _H max. threshold value = 255
CH8	23:16	rwp	Channel 8 upper trigger level, ADC2_CH8_UPPER_TH Corresponding voltage value see equation. 00 _H min. threshold value = 0 FF _H max. threshold value = 255
CH7	15:8	rwp	Channel 7 upper trigger level, ADC2_CH7_UPPER_TH Corresponding voltage value see equation. 00 _H min. threshold value = 0 FF _H max. threshold value = 255
CH6	7:0	rwp	Channel 6 upper trigger level, ADC2_CH6_UPPER_TH Corresponding voltage value see equation. 00 _H min. threshold value = 0 FF _H max. threshold value = 255



Upper Counter Trigger Level Channel 0-3

The register is reset by RESET_TYPE_4.

CNT0_3_UPPER Offset Reset Value Upper Counter Trigger Level Channel 0-3 $A4_H$ 1213 1B1 A_H



Field	Bits	Type	Description
RES	31:29	r	Reserved Always read as 0
HYST_UP_CH3	28:27	rw	Channel 3 upper hysteresis 0 _H HYSTOFF hysteresis switched off 1 _H HYST4 hysteresis = 4 2 _H HYST8 hysteresis = 8 3 _H HYST16 hysteresis = 16
CNT_UP_CH3	26:24	rw	Upper timer trigger threshold channel 3 0 _H 1 measurement 1 _H 2 measurements 2 _H 4 measurements 3 _H 8 measurements 4 _H 16 measurements 5 _H 32 measurements 6 _H 64 measurements 7 _H 128 measurements
RES	23:21	r	Reserved Always read as 0
HYST_UP_CH2	20:19	rw	Channel 2 upper hysteresis 0 _H HYSTOFF hysteresis switched off 1 _H HYST4 hysteresis = 4 2 _H HYST8 hysteresis = 8 3 _H HYST16 hysteresis = 16



Field	Bits	Type	Description
CNT_UP_CH2	18:16	rw	Upper timer trigger threshold channel 2 0 _H 1 measurement 1 _H 2 measurements 2 _H 4 measurements 3 _H 8 measurements 4 _H 16 measurements 5 _H 32 measurements 6 _H 64 measurements 7 _H 128 measurements
RES	15:13	r	Reserved Always read as 0
HYST_UP_CH1	12:11	rw	Channel 1 upper hysteresis 0 _H HYSTOFF hysteresis switched off 1 _H HYST4 hysteresis = 4 2 _H HYST8 hysteresis = 8 3 _H HYST16 hysteresis = 16
CNT_UP_CH1	10:8	rw	Upper timer trigger threshold channel 1 0 _H 1 measurement 1 _H 2 measurements 2 _H 4 measurements 3 _H 8 measurements 4 _H 16 measurements 5 _H 32 measurements 6 _H 64 measurements 7 _H 128 measurements
RES	7:5	r	Reserved Always read as 0
HYST_UP_CH0	4:3	rw	Channel 0 upper hysteresis 0 _H HYSTOFF hysteresis switched off 1 _H HYST4 hysteresis = 4 2 _H HYST8 hysteresis = 8 3 _H HYST16 hysteresis = 16
CNT_UP_CH0	2:0	rw	Upper timer trigger threshold channel 0 0 _H 1 measurement 1 _H 2 measurements 2 _H 4 measurements 3 _H 8 measurements 4 _H 16 measurements 5 _H 32 measurements 6 _H 64 measurements 7 _H 128 measurements

CNT_UP_CH4

rw



RES

r

Measurement Core Module (incl. ADC2)

HYST_UP _CH4

rw

Upper Counter Trigger Level Channel 4 & 5

HYST_UP _CH5

rw

The register is reset by RESET_TYPE_4.

	CNT4_5_UPPER Upper Counter Trigger Level Channel 4&5						Off A						Value 1212 _H
31	I	T	T	1							Т		16
			I				RE	S			1		
15		13	12	11	10		8	. 7	5	4	3	2	0

RES

r

CNT_UP_CH5

rw

Field	Bits	Туре	Description
RES	31:13	r	Reserved Always read as 0
HYST_UP_CH5	12:11	rw	Channel 5 upper hysteresis 0 _H HYSTOFF hysteresis switched off 1 _H HYST4 hysteresis = 4 2 _H HYST8 hysteresis = 8 3 _H HYST16 hysteresis = 16
CNT_UP_CH5	10:8	rw	Upper timer trigger threshold channel 5 0 _H 1 measurement 1 _H 2 measurements 2 _H 4 measurements 3 _H 8 measurements 4 _H 16 measurements 5 _H 32 measurements 6 _H 64 measurements 7 _H 128 measurements
RES	7:5	r	Reserved Always read as 0
HYST_UP_CH4	4:3	rw	Channel 4 upper hysteresis 0 _H HYSTOFF hysteresis switched off 1 _H HYST4 hysteresis = 4 2 _H HYST8 hysteresis = 8 3 _H HYST16 hysteresis = 16



Field	Bits	Туре	Description	
CNT_UP_CH4	2:0	rw	Upper timer trigger threshold channel 4	
			0 _H 1 measurement	
			1 _H 2 measurements	
			2 _H 4 measurements	
			3 _H 8 measurements	
			4 _H 16 measurements	
			5 _H 32 measurements	
			6 _H 64 measurements	
			7 _H 128 measurements	



Upper Counter Trigger Level Channel 6-9

The register is reset by RESET_TYPE_4.

CNT6_9_UPPER Offset Reset Value Upper Counter Trigger Level Channel 6-9 AC_H 1A1A 1911_H

31		29	28	27	26	24	23		21	20	19	18	16
	RES		HYST _C	Г_UР Н9	CNT_UP_CH9			RES		HYST _C	UP H8	CNT_	UP_CH8
	r		rw	/p	rw	rwp		r		rwp		rwp	
15		13	12	11	10	8	7		5	4	3	2	Ω
	RES		HYST _C	Г_UР Н7	CNT_UF	1	,	RES		HYST			UP_CH6

Field	Bits	Type	Description
RES	31:29	r	Reserved Always read as 0
HYST_UP_CH9	28:27	rwp	Channel 9 upper hysteresis 0 _H HYSTOFF hysteresis switched off 1 _H HYST4 hysteresis = 4 2 _H HYST8 hysteresis = 8 3 _H HYST16 hysteresis = 16
CNT_UP_CH9	26:24	rwp	Upper timer trigger threshold channel 9 0 _H 1 measurement 1 _H 2 measurements 2 _H 4 measurements 3 _H 8 measurements 4 _H 16 measurements 5 _H 32 measurements 6 _H 64 measurements 7 _H 128 measurements
RES	23:21	r	Reserved Always read as 0
HYST_UP_CH8	20:19	rwp	Channel 8 upper hysteresis 0 _H HYSTOFF hysteresis switched off 1 _H HYST4 hysteresis = 4 2 _H HYST8 hysteresis = 8 3 _H HYST16 hysteresis = 16



Field	Bits	Type	Description
CNT_UP_CH8	18:16	rwp	Upper timer trigger threshold channel 8 0 _H 1 measurement 1 _H 2 measurements 2 _H 4 measurements 3 _H 8 measurements 4 _H 16 measurements 5 _H 32 measurements 6 _H 64 measurements 7 _H 128 measurements
RES	15:13	r	Reserved Always read as 0
HYST_UP_CH7	12:11	rwp	Channel 7 upper hysteresis 0 _H HYSTOFF hysteresis switched off 1 _H HYST4 hysteresis = 4 2 _H HYST8 hysteresis = 8 3 _H HYST16 hysteresis = 16
CNT_UP_CH7	10:8	rwp	Upper timer trigger threshold channel 7 0 _H 1 measurement 1 _H 2 measurements 2 _H 4 measurements 3 _H 8 measurements 4 _H 16 measurements 5 _H 32 measurements 6 _H 64 measurements 7 _H 128 measurements
RES	7:5	r	Reserved Always read as 0
HYST_UP_CH6	4:3	rwp	Channel 6 upper hysteresis 0 _H HYSTOFF hysteresis switched off 1 _H HYST4 hysteresis = 4 2 _H HYST8 hysteresis = 8 3 _H HYST16 hysteresis = 16
CNT_UP_CH6	2:0	rwp	Upper timer trigger threshold channel 6 0 _H 1 measurement 1 _H 2 measurements 2 _H 4 measurements 3 _H 8 measurements 4 _H 16 measurements 5 _H 32 measurements 6 _H 64 measurements 7 _H 128 measurements



Lower Comparator Trigger Level Channel 0-3

rw


TH0_3_LO	WER nparator Trigger Level (ffset 30 _H		Reset Value 3C2C 3A42 _H
31		24	23		16
	СНЗ			CH2	
15	rw	8	7	rw	0
	CH1	1 1		СН0	1

Field	Bits	Type	Description
CH3	31:24	rw	Channel 3 lower trigger level, ADC2_CH3_LOWER_TH 00 _H Min. threshold value FF _H Max. threshold value
CH2	23:16	rw	Channel 2 lower trigger level, ADC2_CH2_LOWER_TH 00 _H Min. threshold value FF _H Max. threshold value
CH1	15:8	rw	Channel 1 lower trigger level, ADC2_CH1_LOWER_TH 00 _H Min. threshold value FF _H Max. threshold value
CH0	7:0	rw	Channel 0 lower trigger level, ADC2_CH0_LOWER_TH 00 _H Min. threshold value FF _H Max. threshold value



Lower Comparator Trigger Level Channel 4 & 5

TH4_5_LOWER	Offset	Reset Value
Lower Comparator Trigger Level Channel	84 _H	0000 9A2C _H
4&5		



Field	Bits	Туре	Description
RES	31:16	r	Reserved Always read as 0
CH5	15:8	rw	Channel 5 lower trigger level, ADC2_CH5_LOWER_TH 00 _H Min. threshold value FF _H Max. threshold value
CH4	7:0	rw	Channel 4 lower trigger level, ADC2_CH4_LOWER_TH 00 _H Min. threshold value FF _H Max. threshold value



CH6

rw

Lower Comparator Trigger Level Channel 6-9

CH7

rw

TH6_9_LC	OWER	Offset								Reset Value			
Lower Comparator Trigger Level Channel 6-9					-9 8	8 _H						C7D	3 BBDB _H
31					24	23	T						16
		СН9						,		СН8			
		rw	'	'	'			1	'	rw	'	'	
15	1 1	Т	1		8	7	1	ı	ı	ı	ı		0

Field	Bits	Type	Description
CH9	31:24	rw	Channel 9 lower trigger level, ADC2_CH9_LOWER_TH 00 _H Min. threshold value FF _H Max. threshold value
CH8	23:16	rw	Channel 8 lower trigger level, ADC2_CH8_LOWER_TH 00 _H Min. threshold value FF _H Max. threshold value
CH7	15:8	rw	Channel 7 lower trigger level, ADC2_CH7_LOWER_TH 00 _H Min. threshold value FF _H Max. threshold value
CH6	7:0	rw	Channel 6 lower trigger level, ADC2_CH6_LOWER_TH 00 _H Min. threshold value FF _H Max. threshold value



Lower Counter Trigger Level Channel 0-3

The register is reset by RESET_TYPE_4.

CNT0_3_LOWER Offset Reset Value
Lower Counter Trigger Level Channel 0-3 98_H 1213 1312_H

31		29	28	27	26	24	23		21	20	19	18	16
	RES	ı	HYST _C	LO H3	CNT_LC)_CH3		RES		HYST _C	LO H2	CNT_	LO_CH2
	r		n	N	rw	rw		r		rw		rw	
15		13	12	11	10	8	7		5	4	3	2	0
	1	ı	HYS		CNT_LO_CH1							ı	'
	RES	ı		H1	CNT_LC)_CH1		RES		HYST _C	H0	CNT	_LO_CH0

Field	Bits	Туре	Description
RES	31:29	r	Reserved Always read as 0
HYST_LO_CH3	28:27	rw	Channel 3 lower hysteresis
			0 _H HYSTOFF hysteresis switched off 1 _H HYST4 hysteresis = 4 2 _H HYST8 hysteresis = 8 3 _H HYST16 hysteresis = 16
CNT_LO_CH3	26:24	rw	Lower timer trigger threshold channel 3 0 _H 1 measurement 1 _H 2 measurements 2 _H 4 measurements 3 _H 8 measurements 4 _H 16 measurements 5 _H 32 measurements 6 _H 64 measurements 7 _H 128 measurements
RES	23:21	r	Reserved Always read as 0
HYST_LO_CH2	20:19	rw	Channel 2 lower hysteresis 0 _H HYSTOFF hysteresis switched off 1 _H HYST4 hysteresis = 4 2 _H HYST8 hysteresis = 8 3 _H HYST16 hysteresis = 16



Field	Bits	Туре	Description	
CNT_LO_CH2	18:16	rw	Lower timer trigger threshold channel 2 0 _H 1 measurement 1 _H 2 measurements 2 _H 4 measurements 3 _H 8 measurements 4 _H 16 measurements 5 _H 32 measurements 6 _H 64 measurements 7 _H 128 measurements	
RES	15:13	r	Reserved Always read as 0	
HYST_LO_CH1	12:11	rw	Channel 1 lower hysteresis	
			0 _H HYSTOFF hysteresis switched off 1 _H HYST4 hysteresis = 4 2 _H HYST8 hysteresis = 8 3 _H HYST16 hysteresis = 16	
CNT_LO_CH1	10:8	rw	Lower timer trigger threshold channel 1 0 _H 1 measurement 1 _H 2 measurements 2 _H 4 measurements 3 _H 8 measurements 4 _H 16 measurements 5 _H 32 measurements 6 _H 64 measurements 7 _H 128 measurements	
RES	7:5	r	Reserved Always read as 0	
HYST_LO_CH0	4:3	rw	Channel 0 lower hysteresis 0 _H HYSTOFF hysteresis switched off 1 _H HYST4 hysteresis = 4 2 _H HYST8 hysteresis = 8 3 _H HYST16 hysteresis = 16	
CNT_LO_CH0	2:0	rw	Lower timer trigger threshold channel 0 0 _H 1 measurement 1 _H 2 measurements 2 _H 4 measurements 3 _H 8 measurements 4 _H 16 measurements 5 _H 32 measurements 6 _H 64 measurements 7 _H 128 measurements	

CNT_LO_CH4

rw



RES

r

Measurement Core Module (incl. ADC2)

HYST_LO _CH4

rw

Lower Counter Trigger Level Channel 4 & 5

HYST_LO _CH5

rw

The register is reset by RESET_TYPE_4.

CNT4_5_LOWER Lower Counter Trigger Level Channel 4&5					1&5	Off 90	set C _H							Value 0A0A _H	
31	I	I	T	I	I	1	I	I	1	T	I		T	T	16
	ı		ı	1	ı	1	RE	ES		1		1	1	1	
	l			'	'	•	ı	-	•		'	1	1		
15		13	12	11	10		8	7		5	4	3	2		0

RES

r

CNT_LO_CH5

rw

Field	Bits	Туре	Description		
RES	31:13	r	Reserved Always read as 0		
HYST_LO_CH5	12:11	rw	Channel 5 lower hysteresis		
			0 _H HYSTOFF hysteresis switched off		
			1 _H HYST4 hysteresis = 4		
			2 _H HYST8 hysteresis = 8		
			3 _H HYST16 hysteresis = 16		
CNT_LO_CH5	10:8	rw	Lower timer trigger threshold channel 5		
			0 _H 1 measurement		
			1 _H 2 measurements		
			2 _H 4 measurements		
			3 _H 8 measurements		
			4 _H 16 measurements		
			5 _H 32 measurements		
			6 _H 64 measurements		
			7 _H 128 measurements		
RES	7:5	r	Reserved		
			Always read as 0		
HYST_LO_CH4	4:3	rw	Channel 4 lower hysteresis		
			0 _H HYSTOFF hysteresis switched off		
			1 _H HYST4 hysteresis = 4		
			2 _H HYST8 hysteresis = 8		
			3 _H HYST16 hysteresis = 16		
			-n		




Field	Bits	Туре	Description	
CNT_LO_CH4	2:0	rw	Lower timer trigger threshold channel 4	
			0 _H 1 measurement	
			1 _H 2 measurements	
			2 _H 4 measurements	
			3 _H 8 measurements	
			4 _H 16 measurements	
			5 _H 32 measurements	
			6 _H 64 measurements	
			7 _H 128 measurements	



Lower Counter Trigger Level Channel 6-9

The register is reset by RESET_TYPE_4.

CNT6_9_LOWER Offset Reset Value Lower Counter Trigger Level Channel 6-9 $A0_H$ 0A0A 0A0A $_H$



Field	Bits	Туре	Description		
RES	31:29	r	Reserved Always read as 0		
HYST_LO_CH9	28:27	rwp	Channel 9 lower hysteresis		
			0 _H HYSTOFF hysteresis switched off 1 _H HYST4 hysteresis = 4 2 _H HYST8 hysteresis = 8 3 _H HYST16 hysteresis = 16		
CNT_LO_CH9	26:24	rwp	Lower timer trigger threshold channel 9 0 _H 1 measurement 1 _H 2 measurements 2 _H 4 measurements 3 _H 8 measurements 4 _H 16 measurements 5 _H 32 measurements 6 _H 64 measurements 7 _H 128 measurements		
RES	23:21	r	Reserved Always read as 0		
HYST_LO_CH8	20:19	rwp	Channel 8 lower hysteresis 0 _H HYSTOFF hysteresis switched off 1 _H HYST4 hysteresis = 4 2 _H HYST8 hysteresis = 8 3 _H HYST16 hysteresis = 16		



Field	Bits	Type	Description	
CNT_LO_CH8	18:16	rwp	Lower timer trigger threshold channel 8 0 _H 1 measurement 1 _H 2 measurements 2 _H 4 measurements 3 _H 8 measurements 4 _H 16 measurements 5 _H 32 measurements 6 _H 64 measurements 7 _H 128 measurements	
RES	15:13	r	Reserved Always read as 0	
HYST_LO_CH7	12:11	rwp	Channel 7 lower hysteresis 0 _H HYSTOFF hysteresis switched off 1 _H HYST4 hysteresis = 4 2 _H HYST8 hysteresis = 8 3 _H HYST16 hysteresis = 16	
CNT_LO_CH7	10:8	rwp	Lower timer trigger threshold channel 7 0 _H 1 measurement 1 _H 2 measurements 2 _H 4 measurements 3 _H 8 measurements 4 _H 16 measurements 5 _H 32 measurements 6 _H 64 measurements 7 _H 128 measurements	
RES	7:5	r	Reserved Always read as 0	
HYST_LO_CH6	4:3	rwp	Channel 6 lower hysteresis 0 _H HYSTOFF hysteresis switched off 1 _H HYST4 hysteresis = 4 2 _H HYST8 hysteresis = 8 3 _H HYST16 hysteresis = 16	
CNT_LO_CH6	2:0	rwp	Lower timer trigger threshold channel 6 0 _H 1 measurement 1 _H 2 measurements 2 _H 4 measurements 3 _H 8 measurements 4 _H 16 measurements 5 _H 32 measurements 6 _H 64 measurements 7 _H 128 measurements	



24.8 Start-up Behavior after Reset

After the end of a reset phase the measurement sources and the post-processing units need some time for settling. In order to avoid undesired triggering of interrupts until the measurement signal acquisition is in a steady state, the status signals are forced to zero during the start-up phase.

The end of the start-up phase is indicated by the ready signal MCM_RDY.

Measurement Core start-up procedure: the startup time of the complete signal chain is 2200 EoC cycles. The IIR-filter coefficient is set to $a=2^{\Lambda}-1$ (fastest response time of the IIR-filter).

During the startup phase, the DPP will use SQ=11_1111_1111, regardless of the sequence registers configuration.

24.9 Postprocessing Default Values

The following table shows the assigned measurements of the particular channels and the reset default values which are read from Firmware during power-up. Since the channels 6-9 of the unit are exclusively used for internal measurements, they can only be partly accessed by the application software.

Table 172 Grade 1 - Channel allocation and postprocessing default settings (effective after reset)

Channel / MMODE ¹⁾	Analog	Digital	Hyste- resis ³⁾	IIR - Filter 4)	Counters 5)	Functional Description
Ch. 1 / 0 _H	5.78 V	42 _H	2 _H (8)	2 _H (8)	3 _H (8)	Battery supply voltage input, lower
VS	17.3 V	C5 _H	3 _H (16)		3 _H (8)	upper
Ch. 2 / 0 _H	5.78 V	2F _H	2 _H (8)	2 _H (8)	3 _H (8)	VSD voltage, lower
VSD	23.4 V	BD _H	2 _H (8)		3 _H (8)	VSD voltage, upper
Ch. 3 / 0 _H	5.2 V	18 _H	2 _H (8)	2 _H (8)	2 _H (4)	VCP voltage, lower
VCP	35 V	AB _H	2 _H (8)		2 _H (4)	VCP voltage, uppper
Ch. 4/ 0 _H	-	00 _H	2 _H (8)	2 _H (8)	3 _H (8)	MON voltage, lower
MON/VBAT_SE NSE	-	00 _H	2 _H (8)		3 _H (8)	MON voltage, upper
Ch. 5/ 0 _H VDDP	4.5 V	9A _H	2 _H (8)	2 _H (8)	2 _H (4)	+5V, Port supply voltage, lower
	5.5 V	BC _H	2 _H (8)		2 _H (4)	+5V, Port supply voltage, upper
Ch. 6/ 0 _H	4.5 V	CD _H	2 _H (8)	1 _H (4)	2 _H (4)	VAREF, lower
VAREF	5.5 V	FA _H	2 _H (8)		2 _H (4)	VAREF upper
Ch. 7/ 0 _H	1.01 V	9E _H	2 _H (8)	1 _H (4)	2 _H (4)	VBG, lower
VBG	1.3 V	CB _H	2 _H (8)		2 _H (4)	VBG, upper
Ch. 8/ 0 _H	1.35V	D3 _H	3 _H (16)	2 _H (8)	3 _H (8)	Core supply voltage, lower
VDDC	1.6 V	FA _H	3 _H (16)		4 _H (16)	Core supply voltage, upper
Ch. 9/ 2 _H TEMP	0.94 V	C6 _H	3 _H (8)	2 _H (8)	3 _H (8)	temperature sensor: lower hysteresis threshold value corresponding to approx. 120°C
	1.05 V	DF _H	3 _H (16)		3 _H (8)	over-temperature threshold corresponding to nominal 168°C. The hysteresis corresponds to approximately 32°C.

MMODE of each channel is defined by sfr reset values: 00_B range control, 01_B under-voltage mode, 10_B over-voltage mode. The measurement mode for CH6 - CH9 can not be programmed by the user.



- 2) register: THx_y_LOWER / THx_y_UPPER
- 3) register: CNTx_y_LOWER / CNTx_y_UPPER; selectable decimal values [0, 4, 8, 16]
- 4) register: FILT_UP_CTRL / ADC2_FILT_LO_CTRL
- 5) register: CNTx_y_UPPER.CNT_LO_CHx / CNTx_y_LOWER.CNT_UP_CHx

Table 173 Grade 0 - Channel allocation and postprocessing default settings (effective after reset)

Channel / MMODE ¹⁾	Analog	Digital 2)	Hyste- resis ³⁾	IIR - Filter 4)	Counters 5)	Functional Description
Ch. 1 / 0 _H	5.78 V	42 _H	2 _H (8)	2 _H (8)	3 _H (8)	Battery supply voltage input, lower
VS	17.3 V	C5 _H	3 _H (16)		3 _H (8)	upper
Ch. 2 / 0 _H	5.78 V	2F _H	2 _H (8)	2 _H (8)	3 _H (8)	VSD voltage, lower
VSD	23.4 V	BD_H	2 _H (8)		3 _H (8)	VSD voltage, upper
Ch. 3 / 0 _H	5.2 V	18 _H	2 _H (8)	2 _H (8)	2 _H (4)	VCP voltage, lower
VCP	35 V	AB _H	2 _H (8)		2 _H (4)	VCP voltage, uppper
Ch. 4/ 0 _H	-	00 _H	2 _H (8)	2 _H (8)	3 _H (8)	MON voltage, lower
MON	-	00 _H	2 _H (8)		3 _H (8)	MON voltage, upper
Ch. 5/ 0 _H	4.5 V	9A _H	2 _H (8)	2 _H (8)	2 _H (4)	+5V, Port supply voltage, lower
VDDP	5.5 V	ВСн	2 _H (8)		2 _H (4)	+5V, Port supply voltage, upper
Ch. 6/ 0 _H	4.5 V	CD _H	2 _H (8)	1 _H (4)	2 _H (4)	VAREF, lower
VAREF	5.5 V	FA _H	2 _H (8)		2 _H (4)	VAREF upper
Ch. 7/ 0 _H	1.01 V	9E _H	2 _H (8)	1 _H (4)	2 _H (4)	VBG, lower
VBG	1.3 V	СВн	2 _H (8)		2 _H (4)	VBG, upper
Ch. 8/ 0 _H	1.35V	D3 _H	3 _H (16)	2 _H (8)	3 _H (8)	Core supply voltage, lower
VDDC	1.6 V	FA _H	3 _H (16)		4 _H (16)	Core supply voltage, upper
Ch. 9/ 2 _H TEMP	0.94 V	C6 _H	3 _H (8)	2 _H (8)	3 _H (8)	temperature sensor: lower hysteresis threshold value corresponding to approx. 120°C
	1.14 V	F0 _H	3 _H (16)		3 _H (8)	over-temperature threshold corresponding to nominal 203°C. The hysteresis corresponds to approximately 32°C.

¹⁾ MMODE of each channel is defined by sfr reset values: 00_B range control, 01_B under-voltage mode, 10_B over-voltage mode. The measurement mode for CH6 - CH9 can not be programmed by the user.

²⁾ register: THx_y_LOWER / THx_y_UPPER

³⁾ register: CNTx_y_LOWER / CNTx_y_UPPER; selectable decimal values [0, 4, 8, 16]

⁴⁾ register: FILT_UP_CTRL / ADC2_FILT_LO_CTRL

⁵⁾ register: CNTx_y_UPPER.CNT_LO_CHx / CNTx_y_LOWER.CNT_UP_CHx



25 10-Bit Analog Digital Converter (ADC1)

25.1 Features

The principal features of the ADC1 are:

- Up to 8 analog input channels (channel 7 reserved for future use)
- · Flexible results handling
 - 8-bit and 10-bit resolution
- Flexible source selection due to sequencer
 - insert one exceptional sequence (ESM)
 - insert one interrupt measurement into the current sequence (EIM), single or up to 128 times
 - software mode
- Conversion sample time (separate for each channel) adjustable to adapt to sensors and reference
- Standard external reference (VAREF) to support ratiometric measurements and different signal scales
- DMA support, transfer ADC conversion results via DMA into RAM
- · Support of suspend and power saving modes
- Result data protection for slow CPU access (wait-for-read mode)
- Programmable clock divider
- Integrated sample and hold circuitry

25.2 Introduction

The TLE987xQX includes a high-performance 10-bit Analog-to-Digital Converter (ADC1) with eight multiplexed analog input channels. The ADC1 uses a successive approximation technique to convert the analog voltage levels from up to eight different sources. The analog input channels of the ADC1 are available at AN0, AN2 - AN5.



25.2.1 Block Diagram




Figure 206 ADC1 Top Level Block Diagram

As shown in the figure above, the ADC1 postprocessing consists of a channel controller (Sequencer) and an 8-channel demultiplexer. The channel control block controls the multiplexer sequencing on the analog side before the ADC1 and on the digital domain after the ADC1. As described in the following section, the channel sequence can be controlled in a flexible way, which allows a certain degree of channel prioritization.

This capability can be used e.g. to give a higher priority to some channels compared to the other channel measurements.



25.2.2 ADC1 Modes Overview

The channel controller (Sequencer) runs in one of the following modes:

"Normal Sequencer Mode", channels are selected out of 8 Sequence registers which contain individual enables for each of the 8 channels (SQ_FB.SQ_RUN = 1).

"Exceptional Interrupt Measurement", upon a hardware event, a high priority channel is inserted into the current sequence.

"Exceptional Sequence Measurement", upon a hardware event, a complete sequence is inserted into the current sequence. The current sequence (up to 8 measurements) is interrupted before the ESM sequence is inserted.

"Suspend Mode": Exceptional Sequencer and Interrupt Measurement can be triggered, (all sequence register loaded with "00" and SQ_FB.SQ_RUN = 1, measurements by software can not be triggered.

"Debug Suspend Mode": The corresponding bit MODSUSP2.ADC1 SUSP is set.

"Software Mode", Exceptional Sequencer and Interrupt Measurement are ignored, each measurement is triggered by software, SQ_FB.SQ_RUN = 0

25.3 ADC1 - Core (10-Bit ADC)

25.3.1 Functional Description

In order to enable the ADC1 the following registers need to be set in order to enable the ADC1

- PMCON1.ADC1DIS = 0
- GLOBCTR.ANON = 11
- ADC1->CTRL_STS.PD_N = 1
- program sequencer (via ADC1->SQ 1 4 and ADC1->SQ 5 8)
- start sequencer ADC1->SQ FB.SQ RUN = 1

The different sequencer modes are controlled by SFR Register:

- "Normal Sequencer Mode" described in the Chapter Channel Controller.
- "Exceptional Interrupt Measurement" (EIM), upon hardware event, the channel programmed in CHx_EIM is
 inserted immediately. The current measurement is aborted. Afterwards the current sequence will be continued
 (with the aborted measurement). An EIM will only be performed if at least one channel in enabled in the
 sequencer registers.
- "Exceptional Sequence Measurement" (ESM), upon hardware event, the sequence programmed in CHx_ESM is inserted immediately. The current measurement is aborted. After the sequence exception is finished the aborted sequence is selected and continued with the aborted measurement. After the Exceptional Sequence Measurement is finished an interrupt is issued. An ESM will only be performed if at least one channel in enabled in the sequencer registers. See SQ1_4 and following sequence registers.
- "Software Mode", in Software Mode the control of the Channel Controller (Sequencer) is disabled, instead the conversions are fully controlled by software. During Software Mode EIM and ESM hardware events are ignored. See **SQ1_4** and following sequence registers.

The default mode after reset of the ADC1 is Software Mode.

In case EIM and ESM hardware events occur at the same time, the EIM event is processed first.

While an ESM sequence is running, the sequence can be interrupted by one or more EIMs.



The end of ESM and EIM is flagged via interrupt. In case of repeat count of EIM, the EIM interrupt is generated at the end of EIM sequence when the last EIM measurement is done.

Software Mode:

- Software mode is entered
 - by disabling the Sequencer ADC1.**SQ_FB**.SQ_RUN to zero. The Software mode is entered when the current measurement is finished.
 - In software mode, the conversion are controlled via CTRL_STS.
- The Software Mode is left
 - by enabling the Sequencer ADC1.**SQ_FB**.SQ_RUN to one. If the Sequencer is enabled, the Sequencer always starts with SQ1.

In Software Mode measurements are triggered by writing the CTRL_STS.SOC bit. This bit is active as long as the conversion is in progress. The user polls the CTRL_STS.EOC bit. Once this bit is '1' the conversion is finished and the EOC bit is cleared on read (rh). After the EOC bit is cleared a new conversion can be started CTRL STS.SOC.

In Software Mode DMA requests and interrupts are generated.

Suspend Mode:

Suspend Mode is entered if all Sequences are programmed to zero but the Sequencer is still enabled, SQ_FB.ASQ_RUN is set to one. Exceptional Sequencer and Interrupt Measurement can be triggered, measurements by software can not be triggered (via CTRL_STS.SOC).

In Suspend Mode DMA requests and interrupts (for ESM and EIM) are generated.

Debug Suspend Mode:

During Debug Suspend Mode the Sequencer is stopped once the current measurement is finished (after the next EOC event). As long as the Debug Suspend Mode is active no measurements are performed by the Sequencer. EIM and ESM are ignored during Debug Suspend Mode.

During Debug Suspend Mode, conversions can be triggered via CTRL_STS.SOC bit in Software Mode.

25.3.2 ADC1 Control and Status Registers

Table 174 shows the module base address.

Table 174 Register Address Space

Module	Base Address	End Address	Note
ADC1	40004000 _H	40007FFF _H	ADC-SAR10B/DPP

Table 175 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value	
ADC1 Control and Stat	us Registers			
CTRL_STS	ADC1 Control and Status Register	00 _H	0000 0000 _H	
GLOBCTR	Global Control Register	04 _H	0000 0000 _H	
GLOBSTR	Global Status Register	74 _H	0000 0000 _H	

User's Manual 760 Rev. 1.3, 2017-06-27



The registers are addressed wordwise.



Global Status Register

The register is reset by RESET_TYPE_3.

r

GLOB: Global		s Register		Offset 74 _H								Value 0000 _H		
31	I	T T				T	I	1	I	1 1		I	ı	16
					1	RI	ES		ı			1		
							r							
15				10	9	8	7	6	5		3	2	1	0
	1	RES	' 		ANO	N_ST	R	ES		CHNR		RES	SAMP LE	BUSY

r r

Field	Bits	Туре	Description				
RES	31:16	r	Reserved				
			Always read as 0				
RES	15:10	r	Reserved				
			Always read as 0				
ANON_ST	9:8	r	Analog Part Switched On				
			00 _B OFF ADC1 switched off				
			01 _B S_STANDBY Slow standby mode				
			10 _B F_STANDBY Fast standby mode				
			11 _B NORMAL Normal Operation				
RES	7:6	r	Reserved				
			Always read as 0				
CHNR	5:3	r	Channel Number				
			Indicates the current or last converted analog input				
			channel. This bitfield is updated when a conversion is				
			started.				
RES	2	r	Reserved				
			Always read as 0				
SAMPLE	1	r	Sample Phase Indication				
			0 _B IDLE ADC1 is idle or converting				
			1 _B ACTIVE The Input signal is being sampled				
BUSY	0	r	Analog Part Busy				
			0 _B IDLE ADC1 idle				
			1 _B ACTIVE ADC1 Conversion is currently running				



Global Control Register

GLOB(Global		ol Reg	ister		Offset 04 _H						Reset Va 0000 000				
31															16
	1	1	1	1	ı	ı	' RI	ES		ı	1	1	1	1	
								r							
15	14				10	9	8	7	6	5					0
RES			RES	1	1	AN	ON	RI	ES			DI	VA	1	
r		•	r			r	W		r		•	r	W		

Field	Bits	Type	Description
RES	31:16	r	Reserved
			Always read as 0
RES	15	r	Reserved
			Always read as 0
RES	14:10	r	Reserved
			Always read as 0
ANON	9:8	rw	Analog Part Switched On
			00 _B OFF ADC1 switched off
			01 _B S_STANDBY Slow standby mode
			10 _B F_STANDBY Fast standby mode
			11 _B NORMAL Normal Operation
RES	7:6	r	Reserved
			Always read as 0
DIVA	5:0	rw	Divide Factor for the Analog internal clock
			Defines the frequency of the basic converter clock $f_{\rm ADCI}$
			(base clock for conversion and sample phase).
			00 _H Fadci = Fadc
			01 _H Fadci = Fadc/2
			02 _H Fadci = Fadc/3
			03 _H
			3F _H Fadci = Fadc/64



ADC1 Control and Status Register

The register is reset by RESET_TYPE_3.

CTRL_STS ADC1 Control and Status Register				er	Offset 00 _H					Reset Value 0000 0000 _H					
31													I		16
	1						RE	S							
15							r	7	6		4	3	2	1	0
	1		1	RES	1		ı			MUX_	SEL	EOC	soc	RES	PD_N
				r			l			rw		rh	rwh1	r	rw

Field	Bits	Type	Description
RES	31:7	r	Reserved
			Always read as 0
IN_MUX_SEL	6:4	rw	Channel for software mode
			000 _B CH0_EN Channel 0 enable
			001 _B CH1_EN Channel 1 enable
			010 _B CH2_EN Channel 2 enable
			011 _B CH3_EN Channel 3 enable
			100 _B CH4_EN Channel 4 enable
			101 _B CH5_EN Channel 5 enable
			110 _B CH6_EN Channel 6 enable
			111 _B CH7_EN Channel 7 enable
EOC	3	rh	ADC1 End of Conversion (software mode)
			0 _B Pending conversion still running
			1 _B Finished conversion has finished
SOC	2	rwh1	ADC1 Start of Conversion (software mode)
			Note: Bit is set by software to start conversion and it is
			cleared by hardware once the conversion is finished.
			ADC2_SOC can be only written if the DPP is in
			software mode.
			0 _B Disable no conversion is started
			1 _B Enable conversion is started
RES	1	r	Reserved
			Always read as 0
PD_N	0	rw	ADC1 Power Down Signal
			0 _B POWER DOWN ADC1 is powered down
			1 _B ACTIVE ADC1 is switched on

25.4 Channel Controller



25.4.1 Functional Description

The task of each channel controller is a prioritization of the individual measurement channels. The sequencing scheme is illustrated in the example of following table and can be programmed individually for measurement unit.

Table 176 Measurement Channel Sequence (Definition Example)

Measurement channel n	MSB CH7	СН6	CH5	CH4	СНЗ	CH2	CH1	LSB CH0
SQ ₁ [7:0]	1	1	1	1	0	1	1	1
SQ ₂ [7:0]	1	1	1	0	1	0	0	0
SQ ₃ [7:0]	1	1	1	1	0	1	1	0
SQ ₄ [7:0]	1	1	1	0	1	0	0	1
SQ ₅ [7:0]	1	1	1	1	0	1	1	0
SQ ₆ [7:0]	1	1	1	0	1	0	0	0
SQ ₇ [7:0]	1	1	1	1	0	1	1	1
SQ ₈ [7:0]	1	1	1	0	1	0	0	0

The sequence registers SQ_n define the time sequence of the measurement channels by the following rules:

- The sequence registers define the measurement sequence and are evaluated from register 1 to 8 and for each bit from MSB to LSB, which defines a max. overall measurement count of 64 sampling and conversion cycles.
- If the individual bit in the sequence register is set to '1', the corresponding channel is measured.
- If the individual bit in the sequence register is set to '0', the corresponding channel is skipped.

In the upper example, the resulting channel sequence is defined as:

CH7, CH6, CH5, CH4, CH2, CH1, CH0, CH7, CH6, CH5, CH3,....

The following equations can be used to calculate the periodicity of the required channel measurement.

The overall measurement periodicity of all measurements in A/D conversion cycles is defined as:

(29)

$$\overline{N_{\text{meas}}} = \sum_{m=1}^{8} \left(\sum_{n=1}^{8} SQ_m[n] \right)$$

The average measurement periodicity of channel n in A/D conversion cycles is defined as

(30)

$$\frac{1}{N_{\text{meas n}}} = \frac{\left(\sum_{m=1}^{8} SQ_m[n]\right)}{T_{\text{meas}}}$$

Once a channel is selected by the sequence, the corresponding

- Data Width selection: 8- or 10-bit, DWSEL
- Sample Time $t_{SAMPLE} = (2 + STC) / f_{ADCI}$, STC_0_3 and STC_4_7

is selected.



Conversion Time

The total time required for a conversion depends on several user-definable factors:

- The ADC conversion clock frequency, where $f_{\rm ADCI}$ = $f_{\rm ADC}$ / (DIVA+1).
- The selected sample time, where t_{sample} = (2 + STC) × t_{ADCI} (STC = additional sample time defined in STC_0_3 and STC_4_7)
- The selected result width N (8/10 bits), defined in DWSEL
- Synchronization steps done at module clock speed

The conversion time is the sum of sample time, conversion steps, and synchronization. It can be computed with the following formula:

$$t_{conv} = (3 + STC + N) \times t_{ADCI} + 1 \times t_{ADC}$$
(31)

Minimum conversion time: $t_{CN} = [3+0+8(result width)] * 1 (min DIVA) + 1 = 12 clock cycles$

25.4.2 Channel Controller Control Registers

Table 177 Register Overview


Register Short Name	Register Long Name	Offset Address	Reset Value	
Channel Controller Co	ntrol Registers		-	
CHx_EIM	Channel Setting Bits for Exceptional Interrupt Measurement	08 _H	0000 0000 _H	
CHx_ESM	Channel Setting Bits for Exceptional Sequence Measurement	0C _H	0000 0000 _H	
SQ1_4	Measurement Channel Enable Bits for Cycle 1-4	18 _H	0000 0000 _H	
SQ5_8	Measurement Channel Enable Bits for Cycle 5-8	1C _H	0000 0000 _H	
DWSEL	Measurement Channel Data Width Selection	24 _H	0000 0000 _H	
STC_0_3	Measurement Channel Sample Time Control 0-3	28 _H	0000 0000 _H	
STC_4_7	Measurement Channel Sample Time Control 4-7	2C _H	0000 0000 _H	
SQ_FB Sequencer Feedback Register		50 _H	0000 0000 _H	

The registers are addressed wordwise.



Measurement Channel Enable Bits for Cycle 1-4

SQ1_4	Offset	Reset Value
Measurement Channel Enable Bits for Cycle 1-4	18 _H	0000 0000 _H



Field	Bits	Туре	Description
SQ4	31:24	rw	Sequence 4 channel enable The following values can be ored: 0000 0001 _B CH0_EN Channel 0 enable 0000 0010 _B CH1_EN Channel 1 enable 0000 0100 _B CH2_EN Channel 2 enable 0000 1000 _B CH3_EN Channel 3 enable 0001 0000 _B CH4_EN Channel 4 enable
			0010 0000 _B CH5_EN Channel 5 enable 0100 0000 _B CH6_EN Channel 6 enable 1000 0000 _B CH7_EN Channel 7 enable
SQ3	23:16	rw	Sequence 3 channel enable The following values can be ored: 0000 0001 _B CH0_EN Channel 0 enable 0000 0010 _B CH1_EN Channel 1 enable 0000 0100 _B CH2_EN Channel 2 enable 0000 1000 _B CH3_EN Channel 3 enable 0001 0000 _B CH4_EN Channel 4 enable 0010 0000 _B CH5_EN Channel 5 enable 0100 0000 _B CH6_EN Channel 6 enable 1000 0000 _B CH7_EN Channel 7 enable
SQ2	15:8	rw	Sequence 2 channel enable The following values can be ored: 0000 0001 _B CH0_EN Channel 0 enable 0000 0010 _B CH1_EN Channel 1 enable 0000 0100 _B CH2_EN Channel 2 enable 0000 1000 _B CH3_EN Channel 3 enable 0001 0000 _B CH4_EN Channel 4 enable 0010 0000 _B CH5_EN Channel 5 enable 0100 0000 _B CH6_EN Channel 6 enable 1000 0000 _B CH7_EN Channel 7 enable




Field	Bits	Type	Description
SQ1	7:0	rw	Sequence 1 channel enable The following values can be ored:
			Note: SQ1-SQ4 should be only written is sequencer is disabled /Software Mode enabled SQ_RUN = 0. SQ1-SQ4 should not be written with "0000 0000".
			0000 0001 _B CH0_EN Channel 0 enable 0000 0010 _B CH1_EN Channel 1 enable 0000 0100 _B CH2_EN Channel 2 enable 0000 1000 _B CH3_EN Channel 3 enable 0001 0000 _B CH4_EN Channel 4 enable 0010 0000 _B CH5_EN Channel 5 enable 0100 0000 _B CH6_EN Channel 6 enable 1000 0000 _B CH7_EN Channel 7 enable



Measurement Channel Enable Bits for Cycle 5-8

The register is reset by RESET_TYPE_4.

SQ5_8 Offset Reset Value
Measurement Channel Enable Bits for Cycle 1C_H 0000 0000_H
5-8



Field	Bits	Type	Description
SQ8	31:24	rw	Sequence 8 channel enable The following values can be ored: 0000 0001 _B CH0_EN Channel 0 enable 0000 0010 _B CH1_EN Channel 1 enable 0000 0100 _B CH2_EN Channel 2 enable 0000 1000 _B CH3_EN Channel 3 enable 0001 0000 _B CH4_EN Channel 4 enable 0010 0000 _B CH5_EN Channel 5 enable 0100 0000 _B CH6_EN Channel 6 enable 1000 0000 _B CH7_EN Channel 7 enable
SQ7	23:16	rw	Sequence 7 channel enable The following values can be ored: 0000 0001 _B CH0_EN Channel 0 enable 0000 0010 _B CH1_EN Channel 1 enable 0000 0100 _B CH2_EN Channel 2 enable 0000 1000 _B CH3_EN Channel 3 enable 0001 0000 _B CH4_EN Channel 4 enable 0010 0000 _B CH5_EN Channel 5 enable 0100 0000 _B CH6_EN Channel 6 enable 1000 0000 _B CH7_EN Channel 7 enable
SQ6	15:8	rw	Sequence 6 channel enable The following values can be ored: 0000 0001 _B CH0_EN Channel 0 enable 0000 0010 _B CH1_EN Channel 1 enable 0000 0100 _B CH2_EN Channel 2 enable 0000 1000 _B CH3_EN Channel 3 enable 0001 0000 _B CH4_EN Channel 4 enable 0010 0000 _B CH5_EN Channel 5 enable 0100 0000 _B CH6_EN Channel 6 enable 1000 0000 _B CH7_EN Channel 7 enable




Field	Bits	Type	Description
SQ5	7:0	rw	Sequence 5 channel enable The following values can be ored:
			Note: SQ5-SQ8 should be only written is sequencer is disabled /Software Mode enabled SQ_RUN = 0. SQ5-SQ8 should not be written with "0000 0000"
			0000 0001 _B CH0_EN Channel 0 enable 0000 0010 _B CH1_EN Channel 1 enable 0000 0100 _B CH2_EN Channel 2 enable 0000 1000 _B CH3_EN Channel 3 enable 0001 0000 _B CH4_EN Channel 4 enable 0010 0000 _B CH5_EN Channel 5 enable 0100 0000 _B CH6_EN Channel 6 enable 1000 0000 _B CH7_EN Channel 7 enable



Measurement Channel Data Width Selection

DWSEL	Offset	Reset Value
Measurement Channel Data Width Selection	24 _H	0000 0000 _H




Field	Bits	Туре	Description				
RES 31:8		r	Reserved				
			Always read as 0				
ch7	7	rw	Data Width channel 7				
			0 _B 10BIT The result is 10 bits wide (bits 11 2)				
			1 _B 8BIT The result is 8 bits wide (bits 11 4)				
ch6	6	rw	Data Width channel 6				
			0 _B 10BIT The result is 10 bits wide (bits 11 2)				
			1 _B 8BIT The result is 8 bits wide (bits 11 4)				
ch5	5	rw	Data Width channel 5				
			0 _B 10BIT The result is 10 bits wide (bits 11 2)				
			1 _B 8BIT The result is 8 bits wide (bits 11 4)				
ch4	4	rw	Data Width channel 4				
			0 _B 10BIT The result is 10 bits wide (bits 11 2)				
			1 _B 8BIT The result is 8 bits wide (bits 11 4)				
ch3	3	rw	Data Width channel 3				
			0 _B 10BIT The result is 10 bits wide (bits 11 2)				
			1 _B 8BIT The result is 8 bits wide (bits 11 4)				
ch2	2	rw	Data Width channel 2				
			0 _B 10BIT The result is 10 bits wide (bits 11 2)				
			1 _B 8BIT The result is 8 bits wide (bits 11 4)				
ch1	1	rw	Data Width channel 1				
			0 _B 10BIT The result is 10 bits wide (bits 11 2)				
			1 _B 8BIT The result is 8 bits wide (bits 11 4)				
ch0	0	rw	Data Width channel 0				
			0 _B 10BIT The result is 10 bits wide (bits 11 2)				
			1 _B 8BIT The result is 8 bits wide (bits 11 4)				



Measurement Channel Sample Time Control 0-3

The register is reset by RESET_TYPE_4.

STC_0_3 Offset Reset Value
Measurement Channel Sample Time Control 28_H 0000 0000_H
0-3




Field	Bits	Туре	Description
ch3	31:24	rw	Sample Time Control for Channel 3 Number of additional clock cycles to be added to the minimum sample phase of 2 analog clock cycles: $t_{SAMPLE} = (2 + STC)/f_{ADCI}$
ch2	23:16	rw	Sample Time Control for Channel 2 Number of additional clock cycles to be added to the minimum sample phase of 2 analog clock cycles: $t_{SAMPLE} = (2 + STC) / f_{ADCI}$
ch1	15:8	rw	Sample Time Control for Channel 1 Number of additional clock cycles to be added to the minimum sample phase of 2 analog clock cycles: $t_{SAMPLE} = (2 + STC)/f_{ADCI}$
ch0	7:0	rw	Sample Time Control for Channel 0 Number of additional clock cycles to be added to the minimum sample phase of 2 analog clock cycles: $t_{SAMPLE} = (2 + STC)/f_{ADCI}$



Measurement Channel Sample Time Control 4-7

The register is reset by RESET_TYPE_4.

STC_4_7 Offset Reset Value
Measurement Channel Sample Time Control 2C_H 0000 0000_H
4-7



Field	Bits	Туре	Description
ch7	31:24	rw	Sample Time Control for Channel 7 Number of additional clock cycles to be added to the minimum sample phase of 2 analog clock cycles: $t_{SAMPLE} = (2 + STC)/f_{ADCI}$
ch6	23:16	rw	Sample Time Control for Channel 6 Number of additional clock cycles to be added to the minimum sample phase of 2 analog clock cycles: $t_{SAMPLE} = (2 + STC)/f_{ADCI}$
ch5	15:8	rw	Sample Time Control for Channel 5 Number of additional clock cycles to be added to the minimum sample phase of 2 analog clock cycles: $t_{SAMPLE} = (2 + STC)/f_{ADCI}$
ch4	7:0	rw	Sample Time Control for Channel 4 Number of additional clock cycles to be added to the minimum sample phase of 2 analog clock cycles: $t_{SAMPLE} = (2 + STC) / f_{ADCI}$



Sequencer Feedback Register

	SQ_FB Sequencer Feedback Register					Offset 50 _H								Reset Value 0000 0000 _H	
31	I	Γ	ı	Ι	1		ı	I	1	I	ı	19	18		16
	ı	ı	ı	ı		RES		1		ı				СНх	
15	14	13		11	10	r 9	8	7			1			r	0
RE	ES		SQx	I	ESM_ ACT*	EIM_ ACT*	SQ_R UN		1	I	RE	ES	I		
ı	r		r		r	r	rw	•				ſ	•	•	

Field	Bits	Type	Description
RES	31:19	r	Reserved
			Always read as 0
CHx	18:16	r	Current Channel
			000 _B CH0 Channel 0
			001 _B CH1 Channel 1
			010 _B CH2 Channel 2
			011 _B CH3 Channel 3
			100 _B CH4 Channel 4
			101 _B CH5 Channel 5
			110 _B CH6 Channel 6
			111 _B CH7 Channel 7
RES	15:14	r	Reserved
			Always read as 0
SQx	13:11	r	Current Active Sequence in Sequencer Mode
			000 _B SQ0 Sequence 1
			001 _B SQ1 Sequence 2
			010 _B SQ2 Sequence 3
			011 _B SQ3 Sequence 4
			100 _B SQ4 Sequence 5
			101 _B SQ5 Sequence 6
			110 _B SQ6 Sequence 7
			111 _B SQ7 Sequence 8
ESM_ACTIVE	10	r	ADC1 ESM active
			0 _B not active ESM not active
			1 _B active ESM active
EIM_ACTIVE	9	r	ADC1 EIM active
			0 _B not active EIM not active
			1 _B active EIM active




Field	Bits	Type	Description		
SQ_RUN	8	rw	ADC1 Sequencer RUN		
			 O_B SQ Stopped Postprocessing Sequencer in stopped / Software mode 1_B SQ Running Postprocessing Sequencer is running 		
RES	7:0	r	Reserved Always read as 0		

User's Manual 775 Rev. 1.3, 2017-06-27



Channel Setting for Exceptional Interrupt Measurement

CHx_EIM	Offset	Reset Value
Channel Setting Bits for Exceptional Interrupt Measurement	08 _H	0000 0000 _H



Field	Bits	Туре	Description		
RES	31:19	r	Reserved		
			Always read as 0		
TRIG_SEL	18:16	rw	Trigger selection for exceptional interrupt measurement (EIM) 000 _B NONE		
			001 _B COUT63 CCU6 Channel3		
			010 _B GPT12_T6OUT		
			011 _B GPT12_T3OUT		
			100 _B T2 t2_adc_trigger		
			101 _B T21 t21_adc_trigger		
			110 _B CCU_6_INT ccu6_int, Timer3 output		
			111 _B RES reserved		
RES	15:7	r	Reserved		
			Always read as 0		
REP	6:4	rw	Repeat count for exceptional interrupt measurement (EIM)		
			000 _B 1 Measurement		
			001 _B 2 Measurements		
			010 _B 4 Measurements		
			011 _B 8 Measurements		
			100 _B 16 Measurements		
			101 _B 32 Measurements		
			110 _B 64 Measurements		
			111 _B 128 Measurements		
RES	3	r	Reserved		
			Always read as 0		




Field	Bits	Type	Descrip	tion
CHx	2:0	rw	Channe	I set for exceptional interrupt measurement (EIM)
			000 _B	CH0_EN Channel 0 enable
			001 _B	CH1_EN Channel 1 enable
			010 _B	CH2_EN Channel 2 enable
			011 _B	CH3_EN Channel 3 enable
			100 _B	CH4_EN Channel 4 enable
			101 _B	CH5_EN Channel 5 enable
			110 _B	CH6_EN Channel 6 enable
			111 _B	CH7_EN Channel 7 enable



Channel Setting for Exceptional Sequence Measurement

CHx_ESM	Offset	Reset Value
Channel Setting Bits for Exceptional	0C _H	0000 0000 _H
Sequence Measurement		



Field	Bits	Туре	Description
RES	31:19	r	Reserved
			Always read as 0
TRIG_SEL	18:16	rw	Trigger selection for exceptional interrupt measurement (ESM) 000 _B NONE 001 _B COUT63 CCU6 Channel3 010 _B GPT12_T6OUT 011 _B GPT12_T3OUT 100 _B T2 t2_adc_trigger 101 _B T21 t21_adc_trigger 110 _B CCU_6_INT ccu6_int, Timer3 output 111 _B RES reserved
RES	15:8	r	Reserved Always read as 0
ESM_0	7:0	rw	Channel Sequence for Exceptional Sequence Measurement (ESM) Note: update to ESM sequence should be written while trigger selection (ADC1_ESM_TRIG_SEL) is set to none. The following values can be stored: 0000 0001 _B CH0_EN Channel 0 enable 0000 0010 _B CH1_EN Channel 1 enable 0000 0100 _B CH2_EN Channel 2 enable 0000 1000 _B CH3_EN Channel 3 enable 0001 0000 _B CH4_EN Channel 4 enable 0010 0000 _B CH5_EN Channel 5 enable 0100 0000 _B CH6_EN Channel 6 enable 1000 0000 _B CH7_EN Channel 7 enable



25.5 Conversion Result Handling

25.5.1 Functional Description

Each Result Register **RES_OUT0** - **RES_OUT7** has a valid flag and an optional wait-for-read mode (WFR) configuration bit.

The valid flag indicates if the corresponding result register contains valid data. The valid bit is set by hardware once the ADC conversion is ready and stored in the corresponding result register. It is cleared once the result is read by software (or DMA request).

Wait-for-read mode

The wait-for-read mode is a feature to prevent data loss due to overwriting a result register with a new conversion result before the CPU (or DMA transfer) has read the previous data.

Wait-for-read mode prevents overwriting of result register. The conversion is always started, however the result is only written to the result register in case the valid bit is set to zero. In case the valid bit is set to one, the result of the ADC is ignored.

25.5.2 Result Registers

In Software Mode, the WFR configuration bit is ignored. In software mode the result register is always updated, but VF is still set and OF retains its value.

Table 178 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value		
Result Registers					
RES_OUT_EIM	ADC1 Output Channel EIM	40 _H	0000 0XXX _H		
RES_OUT7	ADC1 Output Channel 7	54 _H	0000 0XXX _H		
RES_OUT6	ADC1 Output Channel 6	58 _H	0000 0XXX _H		
RES_OUT5	ADC1 Output Channel 5	5C _H	0000 0XXX _H		
RES_OUT4	ADC1 Output Channel 4	60 _H	0000 0XXX _H		
RES_OUT3	ADC1 Output Channel 3	64 _H	0000 0XXX _H		
RES_OUT2	ADC1 Output Channel 2	68 _H	0000 0XXX _H		
RES_OUT1	ADC1 Output Channel 1	6C _H	0000 0XXX _H		
RES_OUT0	ADC1 Output Channel 0	70 _H	0000 0XXX _H		

The registers are addressed wordwise.

User's Manual 779 Rev. 1.3, 2017-06-27



ADC1 Output Channel 0

RES_OU ADC1 O	IT0 utput Cha	annel 0			Offset 70 _H								Reset Value 0000 0XXX _H			
31										19) 18	3	17	16		
				 RES							OF	0	VF0	WFR0		
	•			r			•	•	•	·	r	•	rh	rw		
15		12	11											0		
	RES						OU	T_CH	0		·					
	r		•	•	·		•	r	•			·				

Field	Bits	Туре	Description
RES	31:19	r	Reserved Always read as 0
OF0	18	r	Overrun Flag Indicates if the result register is overwritten with new content (bit is set if VFx = 1 and new result is updated by hardware). Note: Only set in WFRx = DISABLE and no software mode, clear on read of result register OB NO OVERRUN Result register not overwritten OVERRUN Result register overwritten
VF0	17	rh	Valid Flag Indicates valid contents in result register bit field OUT_CH0 Note: Bit is set by hardware on update of result register and it is cleared by software once the result register is read O _B NOT VALID No new valid data available 1 _B VALID Result register contains valid data and has not yet been read
WFR0	16	rw	Wait-for-Read Mode Enables wait-for-read mode for result register 0 _B DISABLE overwrite mode 1 _B ENABLE wait-for-read mode enabled
RES	15:12	r	Reserved Always read as 0
OUT_CH0	11:0	r	Output reset value Channel 0 8 bit conversion: OUT_CH0[11:4] = result[7:0], the four LSB OUT_CH0[3:0] are padded with "0000" 10 bit conversion: OUT_CH0[11:2] = result[9:0], the two LSB OUT_CH0[1:0] are padded with "00"



ADC1 Output Channel 1

RES_OL ADC1 O	_OUT1 1 Output Channel 1				Offset 6C _H								Reset Value 0000 0XXX _H		
31					I		I				19	18	17	16	
					RES							OF1	VF1	WFR1	
		'			r				,	'	- '	r	rh	rw	
15		12	11	1	T	T	Π		1	1	-	T	ı	0	
	RES	ı			ı	1	I	OU	T_CH1	1	1	1	ı		
	r								r		·				

Field	Bits	Туре	Description
RES	31:19	r	Reserved
			Always read as 0
OF1	18	r	Overrun Flag Indicates if the result register is overwritten with new content (bit is set if VFx = 1 and new result is updated by hardware). Note: Only set in WFRx = DISABLE and no software mode, clear on read of result register
			 0_B NO OVERRUN Result register not overwritten 1_B OVERRUN Result register overwritten
VF1	17	rh	Valid Flag Indicates valid contents in result register bit field OUT_CH1 Note: Bit is set by hardware on update of result register and it is cleared by software once the result register is reads
			 0_B 1_B NOT VALID No new valid data available 1_B VALID Result register contains valid data and has not yet been read
WFR1	16	rw	Wait-for-Read Mode Enables wait-for-read mode for result register 0 _B DISABLE overwrite mode 1 _B ENABLE wait-for-read mode enabled
RES	15:12	r	Reserved Always read as 0
OUT_CH1	11:0	r	ADC1 Output result value Channel 1 8 bit conversion: OUT_CH1[11:4] = result[7:0], the four LSB OUT_CH1[3:0] are padded with "0000" 10 bit conversion: OUT_CH1[11:2] = result[9:0], the two LSB OUT_CH1[1:0] are padded with "00"



ADC1 Output Channel 2

RES_OL ADC1 O		T2 tput Channel 2				Offset 68 _H							Reset Value 0000 0XXX _H		
31					ı		I				19	18	17	16	
					RES				i			OF2	VF2	WFR2	
	,			•	r							r	rh	rw	
15		12	11	T	T	T	ı	1		1	<u> </u>	T	I	0	
	RES	1		ı	ı	1	Ī	OU	T_CH2	2	ı	ı	ı		
	r				·			·	r		·	·			

Field	Bits	Туре	Description
RES	31:19	r	Reserved
			Always read as 0
OF2	18	r	Overrun Flag Indicates if the result register is overwritten with new content (bit is set if VFx = 1 and new result is updated by hardware). Note: Only set in WFRx = DISABLE and no software mode, clear on read of result register
			 0_B NO OVERRUN Result register not overwritten 1_B OVERRUN Result register overwritten
VF2	17	rh	Valid Flag Indicates valid contents in result register bit field OUT_CH2 Note: Bit is set by hardware on update of result register and it is cleared by software once the result register is read
			O _B NOT VALID No new valid data available VALID Result register contains valid data and has not yet been read
WFR2	16	rw	Wait-for-Read Mode Enables wait-for-read mode for result register 0 _B DISABLE overwrite mode 1 _B ENABLE wait-for-read mode enabled
RES	15:12	r	Reserved Always read as 0
OUT_CH2	11:0	r	ADC1 Output result value Channel 2 8 bit conversion: OUT_CH2[11:4] = result[7:0], the four LSB OUT_CH2[3:0] are padded with "0000" 10 bit conversion: OUT_CH2[11:2] = result[9:0], the two LSB OUT_CH2[1:0] are padded with "00"



ADC1 Output Channel 3

RES_OU ADC1 Ou		nnel 3			Offse 64 _H					Reset Value 0000 0XXX _H			
31			1	T I			ı		1	19	18	17	16
	ı	Ī	1	RES		1			ı	ı	OF3	VF3	WFR3
				r		•					r	rh	rw
15	T	12	11	T T		-			T	T	T	1	0
	RES	1		1	1 1		OUT_	CH3	ı	ı	ı	ı	
	r		•				r						

Field	Bits	Туре	Description
RES	31:19	r	Reserved
			Always read as 0
OF3	18	r	Overrun Flag Indicates if the result register is overwritten with new content (bit is set if VFx = 1 and new result is updated by hardware). Note: Only set in WFRx = DISABLE and no software mode, clear on read of result register
			 0_B NO OVERRUN Result register not overwritten 1_B OVERRUN Result register overwritten
VF3	17	rh	Valid Flag Indicates valid contents in result register bit field OUT_CH3 Note: Bit is set by hardware on update of result register and it is cleared by software once the result register is read
			0 _B NOT VALID No new valid data available 1 _B VALID Result register contains valid data and has not yet been read
WFR3	16	rw	Wait-for-Read Mode Enables wait-for-read mode for result register 0 _B DISABLE overwrite mode 1 _B ENABLE wait-for-read mode enabled
RES	15:12	r	Reserved Always read as 0
OUT_CH3	11:0	r	ADC1 Output result value Channel 3 8 bit conversion: OUT_CH3[11:4] = result[7:0], the four LSB OUT_CH3[3:0] are padded with "0000" 10 bit conversion: OUT_CH3[11:2] = result[9:0], the two LSB OUT_CH3[1:0] are padded with "00"



ADC1 Output Channel 4

RES_OUT4 ADC1 Output Channel 4					Offset 60 _H							Reset Value 0000 0XXX _H			
31				T		ı		1			19	18	17	16	
	ı			ı	 RES	1		1	1	1	ı	OF4	VF4	WFR4	
15			12	11	r							r	rh	rw 0	
	RES	'						OUT	_ _CH4	1	1		ı		
	r								r				I		

Field	Bits	Туре	Description
RES	31:19	r	Reserved
			Always read as 0
OF4	18	r	Overrun Flag Indicates if the result register is overwritten with new content (bit is set if VFx = 1 and new result is updated by hardware). Note: Only set in WFRx = DISABLE and no software mode, clear on read of result register
			 0_B NO OVERRUN Result register not overwritten 1_B OVERRUN Result register overwritten
VF4	17	rh	Valid Flag Indicates valid contents in result register bit field OUT_CH4 Note: Bit is set by hardware on update of result register and it is cleared by software once the result register is read
			 0_B 1_B NOT VALID No new valid data available 1_B VALID Result register contains valid data and has not yet been read
WFR4	16	rw	Wait-for-Read Mode Enables wait-for-read mode for result register 0 _B DISABLE overwrite mode 1 _B ENABLE wait-for-read mode enabled
RES	15:12	r	Reserved Always read as 0
OUT_CH4	11:0 r		ADC1 Output result value Channel 4 8 bit conversion: OUT_CH4[11:4] = result[7:0], the four LSB OUT_CH4[3:0] are padded with "0000" 10 bit conversion: OUT_CH4[11:2] = result[9:0], the two LSB OUT_CH4[1:0] are padded with "00"



ADC1 Output Channel 5

RES_OU ADC1 O		annel 5		Offset 5C _H						Reset Value 0000 0XXX _H			
31				T		Γ				19	18	17	16
	1	ı	ı	RES	ı	1	1	1	1	ı	OF5	VF5	WFR5
15		12	11	r							r	rh	rw 0
	RES				1	l	OUT	_CH5	'	'		ı	
•	r			•	·			r	·		·		

Field	Bits	Туре	Description
RES	31:19	r	Reserved
OF5	18	r	Always read as 0 Overrun Flag Indicates if the result register is overwritten with new content (bit is set if VFx = 1 and new result is updated by hardware). Note: Only set in WFRx = DISABLE and no software mode, clear on read of result register 0 _B NO OVERRUN Result register not overwritten
VF5	17	rh	 1_B OVERRUN Result register overwritten Valid Flag Indicates valid contents in result register bit field OUT_CH5 Note: Bit is set by hardware on update of result register and it is cleared by software once the result register is read 0_B NOT VALID No new valid data available 1_B VALID Result register contains valid data and has not yet been read
WFR5	16	rw	Wait-for-Read Mode Enables wait-for-read mode for result register 0 _B DISABLE overwrite mode 1 _B ENABLE wait-for-read mode enabled
RES	15:12	r	Reserved Always read as 0
OUT_CH5	11:0	r	ADC1 Output result value Channel 5 8 bit conversion: OUT_CH5[11:4] = result[7:0], the four LSB OUT_CH5[3:0] are padded with "0000" 10 bit conversion: OUT_CH5[11:2] = result[9:0], the two LSB OUT_CH5[1:0] are padded with "00"



ADC1 Output Channel 6

RES_OU ADC1 O		annel 6		Offset 58 _H						Reset Value 0000 0XXX _H			
31			1	1	1			T	1	19	18	17	16
	1	ı	1	RES	1 1		1	ı	ı	ı	OF6	VF6	WFR6
15		12	11	r							r	rh	rw 0
	RES	'					OUT	_CH6	'				
	r	•	·	•				r	·				

Field	Bits	Туре	Description
RES	31:19	r	Reserved
			Always read as 0
OF6	18	Γ	Overrun Flag Indicates if the result register is overwritten with new content (bit is set if VFx = 1 and new result is updated by hardware). Note: Only set in WFRx = DISABLE and no software mode, clear on read of result register
			 0_B NO OVERRUN Result register not overwritten 1_B OVERRUN Result register overwritten
VF6	17	rh	Valid Flag Indicates valid contents in result register bit field OUT_CH6 Note: Bit is set by hardware on update of result register and it is cleared by software once the result register is read
			 0_B 1_B NOT VALID No new valid data available 1_B VALID Result register contains valid data and has not yet been read
WFR6	16	rw	Wait-for-Read Mode Enables wait-for-read mode for result register 0 _B DISABLE overwrite mode 1 _B ENABLE wait-for-read mode enabled
RES	15:12	r	Reserved Always read as 0
OUT_CH6	11:0	r	ADC1 Output result value Channel 6 8 bit conversion: OUT_CH6[11:4] = result[7:0], the four LSB OUT_CH6[3:0] are padded with "0000" 10 bit conversion: OUT_CH6[11:2] = result[9:0], the two LSB OUT_CH6[1:0] are padded with "00"



ADC1 Output Channel 7

RES_OUT7 ADC1 Output Channel 7					Offset 54 _H									Reset Value 0000 0XXX _H		
31											19	9	18	17	16	
					RES								OF7	VF7	WFR7	
			•		r						•		r	rh	rw	
15		12	11												0	
	RES							OL	JT_CH	7		' 				
	r								r							

Field	Bits	Туре	Description
RES	31:19	r	Reserved Always read as 0
OF7	18	r	Overrun Flag Indicates if the result register is overwritten with new content (bit is set if VFx = 1 and new result is updated by hardware). Note: Only set in WFRx = DISABLE and no software mode, clear on read of result register OB NO OVERRUN Result register not overwritten OVERRUN Result register overwritten
VF7	17	rh	Valid Flag Indicates valid contents in result register bit field OUT_CH7 Note: Bit is set by hardware on update of result register and it is cleared by software once the result register is read O _B NOT VALID No new valid data available 1 _B VALID Result register contains valid data and has not yet been read
WFR7	16	rw	Wait-for-Read Mode Enables wait-for-read mode for result register 0 _B DISABLE overwrite mode 1 _B ENABLE wait-for-read mode enabled
RES	15:12	r	Reserved Always read as 0
OUT_CH7	11:0	r	ADC1 Output result value Channel 7 8 bit conversion: OUT_CH7[11:4] = result[7:0], the four LSB OUT_CH7[3:0] are padded with "0000" 10 bit conversion: OUT_CH7[11:2] = result[9:0], the two LSB OUT_CH7[1:0] are padded with "00"



ADC1 Output EIM Channel

RES_OU ADC1 O		nnel EIM	1		Offse 40 _H			Reset Value 0000 0XXX _H				
31									19	18	17	16
	'	'	1	RES		'	'	'	'	OF8	VF8	WFR8
1	,	'	1	r		-		'	- 1	r	rh	rw
15	1	12	11	т т	 		<u> </u>	1	ı	1	ı	0
	RES	ı		1		OU	т_сн_	EIM	1	1	ı	
	r					•	r					

Field	Bits	Type	Description
RES	31:19	r	Reserved
			Always read as 0
OF8	18	r	Overrun Flag Indicates if the result register is overwritten with new content (bit is set if VFx = 1 and new result is updated by hardware). Note: Only set in WFRx = DISABLE and no software mode, clear on read of result register
			 0_B NO OVERRUN Result register not overwritten 1_B OVERRUN Result register overwritten
VF8	17	rh	Valid Flag Indicates valid contents in result register bit field OUT_CH_EIM
			Note: Bit is set by hardware on update of result register and if all repeat counts have been processed. It is cleared by software once the result register is read
			 0_B 1_B NOT VALID No new valid data available VALID Result register contains valid data and has not yet been read
WFR8	16	rw	Wait-for-Read Mode Enables wait-for-read mode for result register 0 _B DISABLE overwrite mode 1 _B ENABLE wait-for-read mode enabled
RES	15:12	r	Reserved Always read as 0
OUT_CH_EIM	11:0	r	ADC1 output result value EIM 8 bit conversion: OUT_CH_EIM[11:4] = result[7:0], the four LSB OUT_CH_EIM[3:0] are padded with "0000" 10 bit conversion: OUT_CH_EIM[11:2] = result[9:0], the two LSB OUT_CH_EIM[1:0] are padded with "00"



25.6 DMA Requests

The DMA Controller implements the following hardware DMA requests:

ADC1 one sequence done, burst request

ADC1 exceptional sequence (ESM) done, burst request

ADC1 channel 0 conversion done

ADC1 channel 1 conversion done

ADC1 channel 2 conversion done

ADC1 channel 3 conversion done

ADC1 channel 4 conversion done

ADC1 channel 5 conversion done

ADC1 channel 6 conversion done

ADC1 channel 7 conversion done

DMA requests are generated if the VFx flag of the respective result register is set to '1' (in all sequencer mode except software mode).

25.7 Interrupts

The ADC1 generates the following interrupts:

ADC1 Exceptional Sequence Measurement finished, status bit IS.ESM_STS

ADC1 Exceptional Interrupt Measurement finished, status bit IS.EIM_STS

ADC1 channel 0 conversion done interrupt, IS.CH0

ADC1 channel 1 conversion done interrupt, IS.CH1

ADC1 channel 2 conversion done interrupt, IS.CH2

ADC1 channel 3 conversion done interrupt, IS.CH3

ADC1 channel 4 conversion done interrupt, IS.CH4

ADC1 channel 5 conversion done interrupt, IS.CH5

ADC1 channel 6 conversion done interrupt, IS.CH6

ADC1 channel 7 conversion done interrupt, IS.CH7

Interrupts are generated if the VFx flag of the respective result register is set to '1' (in all sequencer modes except software mode).

Figure 207 shows the interrupt generation of ADC1.






Figure 207 ADC1 Interrupt Generation



25.7.1 Interrupt Registers

Table 179 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value		
Interrupt Registers		<u>'</u>	-		
IS	ADC1 Interrupt Status Register	78 _H	0000 0000 _H		
IE	ADC1 Interrupt Enable Register	7C _H	0000 0000 _H		
ICLR	ADC1 Interrupt Status Clear Register	80 _H	0000 0000 _H		

The registers are addressed wordwise.

ADC1 Interrupt Status Register

IS ADC1 Interrupt Status Register								fset 8 _H							Value 0000 _H
31															16
	RES														
		'						r					'		
15					10	9	8	7	6	5	4	3	2	1	0
		' RI	ES		1	ESM_ STS	EIM_ STS	CH7_ STS	CH6_ STS	CH5_ STS	CH4_ STS	CH3_ STS	CH2_ STS	CH1_ STS	CH0_ STS
			_												

Field	Bits	Type	Description
RES	31:10	r	Reserved Always read as 0
ESM_STS	9	r	Exceptional Sequence Measurement (ESM) Status 0 _B INACTIVE No ESM has occurred 1 _B ACTIVE ESM occurred
EIM_STS	8	r	Exceptional Interrupt Measurement (EIM) Status 0 _B INACTIVE No EIM occurred 1 _B ACTIVE EIM occurred
CH7_STS	7	r	ADC1 Channel 7 Interrupt Status Conversion of Channel has finished 0 _B INACTIVE No Channel 7 Interrupt has occurred 1 _B ACTIVE Channel 7 Interrupt has occurred



Field	Bits	Туре	Description
CH6_STS	6	r	ADC1 Channel 6 Interrupt Status Conversion of Channel has finished 0 _B INACTIVE No Channel 6 Interrupt has occurred 1 _B ACTIVE Channel 6 Interrupt has occurred
CH5_STS	5	r	ADC1 Channel 5 Interrupt Status Conversion of Channel has finished 0 _B INACTIVE No Channel 5 Interrupt has occurred 1 _B ACTIVE Channel 5 Interrupt has occurred
CH4_STS	4	r	ADC1 Channel 4 Interrupt Status Conversion of Channel has finished 0 _B INACTIVE No Channel 4 Interrupt has occurred 1 _B ACTIVE Channel 4 Interrupt has occurred
CH3_STS	3	r	ADC1 Channel 3 Interrupt Status Conversion of Channel has finished 0 _B INACTIVE No Channel 3 Interrupt has occurred 1 _B ACTIVE Channel 3 Interrupt has occurred
CH2_STS	2	r	ADC1 Channel 2 Interrupt Status Conversion of Channel has finished 0 _B INACTIVE No Channel 2 Interrupt has occurred 1 _B ACTIVE Channel 2 Interrupt has occurred
CH1_STS	1	r	ADC1 Channel 1 Interrupt Status Conversion of Channel has finished 0 _B INACTIVE No Channel 1 Interrupt has occurred 1 _B ACTIVE Channel 1 Interrupt has occurred
CH0_STS	0	r	ADC1 Channel 0 Interrupt Status Conversion of Channel has finished 0 _B INACTIVE No Channel 0 Interrupt has occurred 1 _B ACTIVE Channel 0 Interrupt has occurred



ADC1 Interrupt Status Clear Register

The register is reset by RESET_TYPE_3.

ICLR ADC1 Interrupt Status Clear Register						set O _H							Value 0000 _H		
31															16
						1	RI	ES	'	' '	'		' '		
								r	•	,	•		•	•	
15					10	9	8	7	6	5	4	3	2	1	0
	1	RE	S	1	ı	ESM_ ICLR	EIM_ ICLR	CH7_ ICLR	CH6_ ICLR	CH5_ ICLR	CH4_ ICLR	CH3_ ICLR	CH2_ ICLR	CH1_ ICLR	CH0_ ICLR
		r	•			wi	wi	wi	wi	wi	wi	wi	wi	wi	wi

Field	Bits	Type	Description
RES	31:10	r	Reserved
			Always read as 0
ESM_ICLR	9	wi	Exceptional Sequence Measurement (ESM) Status Clear
			0 _B Do not clear ESM is not cleared
			1 _B Clear ESM is cleared
EIM_ICLR	8	wi	Exceptional Interrupt Measurement (EIM) Status Clear
			0 _B Do not clear EIM is not cleared
			1 _B Clear EIM is cleared
CH7_ICLR	7	wi	ADC1 Channel 7 Interrupt Status Clear
			Interrupt status is cleared
			0 _B Do not clear interrupt status is not cleared
			1 _B Clear interrupt status is cleared
CH6_ICLR	6	wi	ADC1 Channel 6 Interrupt Status Clear
			Interrupt status is cleared
			0 _B Do not clear interrupt status is not cleared
			1 _B Clear interrupt status is cleared
CH5_ICLR	5	wi	ADC1 Channel 5 Interrupt Status Clear
			Interrupt status is cleared
			0 _B Do not clear interrupt status is not cleared
			1 _B Clear interrupt status is cleared
CH4_ICLR	4	wi	ADC1 Channel 4 Interrupt Status Clear
			Interrupt status is cleared
			0 _B Do not clear interrupt status is not cleared
			1 _B Clear interrupt status is cleared
CH3_ICLR	3	wi	ADC1 Channel 3 Interrupt Status Clear
_			Interrupt status is cleared
			0 _B Do not clear interrupt status is not cleared
			1 _B Clear interrupt status is cleared



Field	Bits	Туре	Description
CH2_ICLR	2	wi	ADC1 Channel 2 Interrupt Status Clear
			Interrupt status is cleared
			0 _B Do not clear interrupt status is not cleared
			1 _B Clear interrupt status is cleared
CH1_ICLR	1	wi	ADC1 Channel 1 Interrupt Status Clear
			Interrupt status is cleared
			0 _B Do not clear interrupt status is not cleared
			1 _B Clear interrupt status is cleared
CH0_ICLR	0	wi	ADC1 Channel 0 Interrupt Status Clear
			Interrupt status is cleared
			0 _B Do not clear interrupt status is not cleared
			1 _B Clear interrupt status is cleared



ADC1 Interrupt Enable Register

The register is reset by RESET_TYPE_3.

IE ADC1 Interrupt Enable Register						fset C _H							Value 0000 _H	
31														16
	1		1	ı	1	' R i	ES	1	1	ı	I	I	1	
							r							
15				10	9	8	7	6	5	4	3	2	1	0
	i İ	RI	ES		ESM_ IE	EIM_ IE	CH7_ IE	CH6_ IE	CH5_ IE	CH4_ IE	CH3_ IE	CH2_ IE	CH1_ IE	CH0_ IE
			r		rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
RES	31:10	r	Reserved
			Always read as 0
ESM_IE	9	rw	Exceptional Sequence Measurement (ESM) Interrupt Enable
			0 _B DISABLED Interrupt disabled
			1 _B ENABLED Interrupt enabled
EIM_IE	8	rw	Exceptional Interrupt Measurement (EIM) Interrupt Enable
			0 _B DISABLED Interrupt disabled
			1 _B ENABLED Interrupt enabled
CH7_IE	7	rw	ADC1 Channel 7 Interrupt Enable
			0 _B DISABLED Interrupt disabled
			1 _B ENABLED Interrupt enabled
CH6_IE	6	rw	ADC1 Channel 6 Interrupt Enable
			0 _B DISABLED Interrupt disabled
			1 _B ENABLED Interrupt enabled
CH5_IE	5	rw	ADC1 Channel 5 Interrupt Enable
			0 _B DISABLED Interrupt disabled
			1 _B ENABLED Interrupt enabled
CH4_IE	4	rw	ADC1 Channel 4 Interrupt Enable
			0 _B DISABLED Interrupt disabled
			1 _B ENABLED Interrupt enabled
CH3_IE	3	rw	ADC1 Channel 3 Interrupt Enable
			0 _B DISABLED Interrupt disabled
			1 _B ENABLED Interrupt enabled
CH2_IE	2	rw	ADC1 Channel 2 Interrupt Enable
			0 _B DISABLED Interrupt disabled
			1 _B ENABLED Interrupt enabled
CH1_IE	1	rw	ADC1 Channel 1 Interrupt Enable
			0 _B DISABLED Interrupt disabled
			1 _B ENABLED Interrupt enabled



Field	Bits	Туре	Description		
CH0_IE	0	rw	ADC1 Channel 0 Interrupt Enable		
			0 _B DISABLED Interrupt disabled		
			1 _B ENABLED Interrupt enabled		



25.8 Module Interfaces

25.8.1 ADC1 Hardware Trigger Selection

Hardware Trigger Inputs

Figure 208 shows the ADC1 trigger selection.




Figure 208 ADC1 Trigger Selection

26 High-Voltage Monitor Input

26.1 Features

- High-voltage input with $V_{\rm S}/2$ threshold voltage
- · Integrated selectable pull-up and pull-down current sources
- · Wake capability for power saving modes
- · Level change sensitivity configurable for transitions from low to high, high to low or both directions
- MON inputs can also be evaluated with ADC2 in active mode (see also Chapter Analog Digital Converter).

26.2 Introduction

This module is dedicated to monitor external voltage levels above or below a specified threshold or it can be used to detect a wake-up event at the high-voltage MON pin in low-power mode. The input is sensitive to a input level monitoring, this is available when the module is switched to active mode with the SFR bit EN.

To use the Wake function during low power mode of the IC, the monitoring pin is switched to Sleep Mode via the SFR bit EN.

26.2.1 Block Diagram




Figure 209 Monitoring Input Block Diagram

26.3 Functional Description

For a wake-up on a positive voltage transition, the **RISE** bit has to be configured. For a wake-up on a negative voltage transition, the corresponding bit **FALL** has to be set. This configuration can also be used for level change detection in active mode.

As the system provides the functionality of cyclic sense, the IN can be configured as a wake-up source for this mode. This is done by setting the bit **CYC**.

The IN also includes an input circuit with pull-up (can be activated by **PU** bit) and pull-down (can be activated by **PD** Bit) current sources to define a certain voltage level with open inputs and a filter function to avoid wake-up events caused by unwanted voltage transients at the module input.

When automatic current source selection is enabled, a voltage level at the IN input of $V_{\rm MON_th} < V_{\rm MON_x} < V_{\rm S}$ -1V activates the pull-up current source. If the IN voltage is between 1 V < $V_{\rm MON_x} < V_{\rm MON_th}$ the pull-down sink is activated, providing stable levels at the monitoring/wake-up inputs. Below and above these voltage ranges the current is minimized to a leakage current. This automatic activation of the current sources, has to be done by setting **PU** and **PD** bit to one at the same time.

Note: In case a Monitoring Input is deactivated by setting bit EN to zero, it can neither be used as a wakeup source nor can it be used to detect logic levels!




Figure 210 Module - HV_MON Input Characteristics for switchable pull current and static pull-down (on top) or pull-up

The following tables provides an overview of the configuration possibilities on the INs via SFR.



Table 180 includes all pull-up and pull-down setup scenarios which can be chosen for one IN. **Table 181** shows an overview of the available states of a IN.

Table 180 Pull-Up / Pull-Down Input Current

PU	PD	Output Current	Description
0	0	leakage current ¹⁾	pull-up/down current source disabled
0	1	pull-down	pull-down current source enabled (for low active switches)
1	0	pull-up	pull-up current source enabled (for high active switches)
1	1	switchable ²⁾	pull-up/down depending on input voltage

¹⁾ all current sources switched off.

Table 181 EN MON Mode definition

EN	Mode	Description
0	disabled ¹⁾	Monitoring input is disabled (no wake-up possible!)
1	Sleep Mode	Monitoring input is set to low power mode (use for device Low Power Mode)
1	normal mode	Monitoring input is in active mode

¹⁾ if a IN is disabled it cannot be used as a wake-up source anymore.

²⁾ will be automatically switched by the MON_IN circuit depending on level of input signal.



26.4 Register Definition

This chapter describes the configuration register for MON1.

The **Base Address** for this Register is 50004000_H.

The registers listed below are located in the SFR address space. To access them, no paging is required.

Table 182 Register Address Space

Module	Base Address	End Address	Note
MON	50004000 _H	50004FFF _H	Monitor Inputs

Table 183 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value			
Register Definition, Monitor Input Registers						
CNF	Settings Monitor 1	034 _H	0100 0111 _B			

The registers are addressed wordwise.

26.4.1 Monitor Input Registers

The monitor input registers are part of the PMU. This is due to the fact that this circuit requires supply and clock, during system wide low power modes.

Settings Monitor 1

The register is reset by RESET_TYPE_2.

NF ettings Mon	nitor 1			fset 84 _H			Reset Value 0100 0111 _B
7	6	5	4	3	2	1	0
STS	RES	PU	PD	CYC	RISE	FALL	EN
r	r	rw	rw	rw	rw	rw	rw

Field	Bits	Type	Description
STS	7	r	MON Status Input will only be updated if one of the wake flags CNF.RISE or CNF.FALL are set For direct MON status see MODIEN3.MONSTS 0 _B MON input has low status 1 _B MON input has high status
RES	6	r	Reserved



Field	Bits	Туре	Description
PU	5	rw	Pull-Up Current Source for MON Input Enable
			Note: Works only if EN is enabled
			0_B Pull-up source disabled1_B Pull-up source enabled
PD	4	rw	Pull-Down Current Source for MON Input Enable
			Note: Works only if EN is enabled
			0_B Pull-down source disabled1_B Pull-down source enabled
CYC	3	rw	MON for Cycle Sense Enable
			Note: Works only if EN is enabled
			0 _B Cycle Sense disabled 1 _B Cycle Sense enabled
RISE	2	rw	MON Wake-up on Rising Edge Enable
			Note: Works only if EN is enabled
			0 _B Wake-up disabled 1 _B Wake-up enabled
FALL	1	rw	MON Wake-up on Falling Edge Enable
			Note: Works only if EN is enabled
			0 _B Wake-up disabled 1 _B Wake-up enabled
EN	0	rw	MON Enable
			0 _B MON disabled 1 _B MON enabled



27 Bridge Driver (incl. Charge Pump)

27.1 Features

The MOSFET Driver is intended to drive external normal level NFET transistors in bridge configuration. The driver provides many diagnostic possibilities to detect faults.

Functional Features

- External Power NFET Transistor Driver Stage with driver capability for max. 100 nC gate charge @ 25 kHz switching frequency.
- Implemented adjustable cross conduction protection.
- Supply voltage (VSD) monitoring incl. adjustable over- and undervoltage shutdown with configurable interrupt signalling.
- VSD operating range down to 5.4 V
- VDS comparators for short circuit detection in on- and off-state
- · Open-Load detection in off-state
- Flexible PWM frequency range, rates above 25 kHz require power dissipation and duty cycle resolution analysis

27.2 Introduction

The MOSFET Driver Stage can be used for controlling external Power NFET Transistors (normal level). The module output is controlled by SFR or System PWM Machine (CCU6).

User's Manual 803 Rev. 1.3, 2017-06-27



27.2.1 Block Diagram




Figure 211 Driver Module Block Diagram (incl. system connections)

27.2.2 General

The Driver can be controlled in two different ways:

- In Normal Mode the output stage is fully controllable through the SFR registers CTRLx (x = 1,2,3). Protection functions such as overcurrent and open-load detection are available.
- The PWM Mode can also be enabled by the corresponding bit in CTRL1 and CTRL2. The PWM must be
 configured in the System PWM Module (CCU6). All protection functions are available in PWM mode as well.

Protection Functions

- · Overcurrent detection and shutdown feature for external MOSFET by Drain Source measurement
- · Programmable minimum cross current protection time
- Open-load detection feature in Off-state for external MOSFET.



27.3 Functional Description

27.3.1 Normal Operation

For Normal Operation the output stages are controlled by software, using SFR registers. The driver is designed to drive mainly capacitive loads with a small resistance. The maximum load dc current is 10 mA. The main features provided by the Driver module are the following:

- Adjustable Slew Rate for improved EMI behavior. The slew rate can be adapted by the corresponding bits in the CTRL3 register.
- Off-State Open-Load Detection with two different thresholds and currents. The detailed principle of the Off-State Open-Load detection is shown in the chapter OFF-State Short Circuit Detection.

27.3.2 Slew Rate Control

For Slew Rate Control the charge and discharge current of the MOSFET gate can be adjusted. This is done by programming the corresponding bits in the SFR.

A separate slew rate control is implemented for both, turn-on and turn-off control phases

The drive current for the MOSFET gate can be shaped for the charge and discharge phase. Therefore 4 current steps with timings can be programmed for charge and discharge phase. The drive current for each current step can be programmed with 5 bits (32 levels) and the length of the current step with 3 bits (50ns each step).




Figure 212 Driver Slew Rate Control






Figure 213 Driver Slew Rate Control Sequencer

27.3.3 PWM Operation

In PWM Mode the Driver Stages are controlled by the on-chip PWM Generator (CCU6). The PWM Mode of the Driver Stages has to be enabled by the corresponding bit in CTRL1.LSx/HSx_PWM and CTRL2.LSx/HSx_PWM. The control of the Driver Stages by the PWM Generator gets only active when all LSx/HSx_PWM bits are set to one. The proper PWM Generator configuration must be done in the SFRs of the PWM Module (CCU6).

In PWM Mode the Driver should be enabled by the corresponding bits in the CTRL1/CTRL2 register, first. If this has been done the PWM State Machine can be enabled to deliver the PWM Signal. This procedure is recommended to avoid any unwanted glitches at the driver output.






Figure 214 Control Logic of Driver in PWM Mode

The MOSFET Drivers are mapped to following CCU6 channels:

Table 184 Driver Control by CCU6

Driver dedicated to external FET:	Corresponding CCU6 channel (CCU6_Chx)	Comment
LS1	COUT60	
LS2	COUT61	
LS3	COUT62	
HS1	CC60	
HS2	CC61	
HS3	CC62	

27.3.4 Supply-Generation of Driver

The driver is supplied by a 2 Stage Charge Pump. The charge pump enables a duty cycle range from 0 - 100%. The regulated output voltage is typically VSD + 14V The charge pump output VCP is monitored via an undervoltage comparator. If undervoltage is detected the drivers will be switched off. The threshold for this undervoltage detection can be adjusted by VCP_LOWTH2.

As shown in Figure 215 the pump requires three external capacitors.






Figure 215 Supply Generation of Driver

27.3.4.1 Clock Generator of Driver Supply

The clock generator of the charge pump uses a spread spectrum technique to minimize emission caused by the charge pump operation on the supply voltage VSD. The structure of the clock generation for the charge pump is shown in the figure below:




Figure 216 Clock Generation of Charge Pump Block



The charge pump clock f_{CP_CLK} is derived from the system clock f_{sys} . Inside the SCU_DM the system clock is divided by a configurable value and provided as $f_{CP_CLK_SCU}$ to the charge pump control block. During operation the frequency of the charge pump is varied between two frequency boundaries. These boundaries are defined by the concatenation of {FCP, DITH_UPPER} bits for the upper boundary and {FCP, DITH_LOWER} bits for the lower boundary (the concatenated bits represent a frequency divider value for $f_{CP_CLK_SCU}$).

27.3.5 Overcurrent Detection - VDS measurement

The Drain Source Voltage (VDS) of each MOSFET is monitored by a comparator. In case the VDS voltage is higher then the limit set in DSMONVTH during the on phase of the MOSFET all drivers are switched off. The bit HSx OC STS or LSx OC STS is set.

The feature of switching off all drivers (global shutdown) in case one driver has detected a short condition can be disabled by bit HSx_OC_DIS / LSx_OC_DIS. If the bit is set to one only the driver which detected the short will be turned off (local shutdown).

The filter time for the VDS measurements can be adjusted by the bits HSDRV_DS_TFILT_SEL and LSDRV_DS_TFILT_SEL.

The blank time for the VDS measurement can be adjusted by the bits LS_HS_BT_TFILT_SEL.

27.3.6 OFF-State Short Circuit Detection

The Short circuit detection in OFF State is mainly performed by an internally generated test current and the built-in Drain-Source monitoring.

To perform the short circuit detection in off state the following procedure has to be executed:

- The MOSFET Drivers are in off-state
- To detect short circuit on the low side MOSFET, a test current ITEST out of SH1 is activated by a high side current source on pin SH1. This is done by setting the bit HS1 DCS EN.
- After the test current has settled the VDS Status flag shows the status on the low side MOSFET. If VDS status
 flag is set the complete voltage drop is across the high side current source, VDS measurement on the LS
 MOSFET is below the VDS threshold, indicating a short on the low side FET.

27.3.7 Channel turn on/off delay measurement

For functional test and drive scheme timing optimization a dedicated timer is available to measure the delay between intended external MOS activation and actual turn on (VDS supervision). The principle function is shown in the following figure:

User's Manual 809 Rev. 1.3, 2017-06-27






Figure 217 Principle of channel turn on/off timing measurement.



27.4 Application Hints

27.4.1 Bridge Driver Diagnosis

27.4.1.1 Off-Diagnosis

Off-Diagnosis describes the capability to recognize a short on a motor contact to either VBAT or GND without the need to set the MOSFETs in "ON"-state. An unwanted cross-current flow through the bridge MOSFETs can be prevented that way.

27.4.1.1.1 Preparation

In order to run the Off-Diagnosis the following settings needs to be applied to the Bridge Driver registers:

A: All phases must be switched in "Enabled"-state (but not "ON"-state)




Figure 218 CTRL1




Figure 219 CTRL2

The DS-Status Flags are still set in this state of the Bridge Driver, but since the Drain-Source-Current Sources are not enabled these flags do not have a meaning yet.

B:

For a detection of a short of the motor contacts to GND or VBAT the value of the CTRL3.DSMONVTH shall be set to the minimum value. The CTRL3.IDISCHARGE_TRIM value, which sets the current driven by the DS-Current sources, shall be set to a very small value. A value of 1 would be sufficient.






Figure 220 CTRL3

C: Enable Drain-Source Current Sources on the High-Side (HSx) drivers

The DS-Current sources are internally connected to the corresponding SHx pins of the device. The "Enable"-Flags of each phase remains set. It is recommended to even enable the DS-Current source flag for the LSx drivers, just to be able to recognize the validity of the LSx_DS_STS flags inside the BDRV interrupt service routine, but it is not required for the Off-Diagnosis.




Figure 221 CTRL1




Figure 222 CTRL2

D:

Assuming the motor contacts do not have a short to VBAT or to GND, all the DS-Status flags of each phase can be cleared now, and shall stay cleared.






Figure 223 CTRL1




Figure 224 CTRL2

In case one of these flags cannot be cleared then this is already an indication of a short of a motor contact to VBAT or to GND.

27.4.1.1.2 **Detection**

Evaluate the state of the HSx_DS_STS flags and of the LSx_DS_STS flags in order to check if a short is present. If any HSx_DS_STS flag is set, then it means at least one of the motor contacts has a short to VBAT. If any LSx_DS_STS flag is set, then it means at least one of the motor contacts has a short to GND. Due to the fact that the motor coils do have a very low resistance usually all HSx_DS_STS flags are set together and analogue for the LSx_DS_STS flags as well. In case no motor is connected, then only the flags for the phase which sees the short are set.

To return to normal operation, disable the DS-Current sources for each phase, the value of the DS-STS flags have to be ignored from now on.

27.4.1.2 On-Diagnosis

The On-Diagnosis supervises the current flowing through the MOSFETs with the internal Drain-Source monitoring. The enabling of the integrated Drain-Source-Current source is not required for the On-Diagnosis.

27.4.1.2.1 Preparation

The bridge driver will be operated in a normal way. All the phases are enabled and those phases which are required to operate the motor in the required way are either statically "ON" or set to "PWM" (connection to CCU6). These settings are defined by the application in order to drive the motor.

The bit field CTRL3.DSMONVTH defines the threshold for the DS-monitoring to recognize an over-current condition in one of the MOSFETs. The DSMONVTH value defines a voltage across the drain-source path of a voltage, the required current flowing through the MOSFET needs to be calculated based on the RDS_ON value of the MOSFET.



Example: 8mOhm MOSFET (RDS_ON=8mOhm), DSMONVTH = 0.5V

$$I = \frac{U}{R} = \frac{0.5V}{8mOhm} = 62.5A$$

(32)

If the current flow through the MOSFET exceeds 62.5A the DS-monitoring will recognize an over-current condition and shut off the phase, or even the entire bridge (see CTRL1 registerbits).

27.4.1.2.2 **Detection**

Two ways of evaluating the On-Diagnosis are possible:

- 1. Polling: the user application shall read the CTRL1/CTRL2 registers and check the OC_STS flags of each phase to recognize whether an over-current condition has happened.
- 2. Interrupt based: the user shall enable the BDRV interrupt node **NVIC_ISER0**.Int_BDRV = 1; the user shall enable the HSx_OC_IE flags, along with the LSx_OC_IE flags inside the **BDRV_IRQ_CTRL** register.

31									21	20	19	18	17	16
		l I	I	l I	Res		1 1	1	1	VSD_ UPT*	VSD_ LOW*	VCP_ UPT*	VCP_ LOW*	VCP_ LOW*
					r					rw	rw	rw	rw	rw
15	14	13	12	11	10	9		6	5	4	3	2	1	0
HS3_ OC_*	LS3_ OC_*	HS2_ OC_*	HS1_ OC_*	LS2_ OC_*	LS1_ OC_*		Res	1	HS3_ DS_*	LS3_ DS_*	HS2_ DS_*	HS1_ DS_*	LS2_ DS_*	LS1_ DS_*
rw	rw	rw	rw	rw	rw		r		rw	rw	rw	rw	rw	rw

Figure 225 BDRV_IRQ_CTRL

Inside the BDRV Interrupt service routine the user shall check the HSx_OC_STS and LSx_OC_STS flags to see which MOSFET has detected the overcurrent condition. These flags need to be cleared before the ISR will be exited.

31		29	28	27	26	25	24	23		21	20	19	18	17	16
	Res	ı	VSD_ UPT*	VSD_ LOW*	VCP_ UPT*	VCP_ LOW*	VCP_ LOW*		Res	ı	VSD_ UPT*	VSD_ LOW*	VCP_ UPT*	VCP_ LOW*	VCP_ LOW*
	r		W	w	W	W	w		r		W	W	W	W	W
15	14	13	12	11	10	9			6	5	4	3	2	1	0
HS3_ OC_*	LS3_ OC_*	HS2_ OC_*	HS1_ OC_*	LS2_ OC_*	LS1_ OC_*		Re	es	ı	HS3_ DS_*	LS3_ DS_*	HS2_ DS_*	HS1_ DS_*	LS2_ DS_*	LS1_ DS_*
w	W	W	W	W	W		r			W	W	W	W	W	W

Figure 226 BDRV_ISCLR

27.4.1.3 Open-Load Detection

The Open-Load detection can be used to check whether a motor is connected to the bridge or not.

The Open-Load detection operates similar to the Off-Diagnosis



27.4.1.3.1 Preparation

In order to run the Off-Diagnosis the following settings need to be applied to the bridge driver registers

- 1. All phases must be switched in "Enabled"-state (but not "ON"-state).
- For a detection of a motor, CTRL3.DSMONVTH shall be set to the maximum value. The CTRL3.IDISCHARGE_TRIM value, which sets the current driven by the DS-Current sources, shall be set to a very small value. A value of 1 would be sufficient.
- 3. Enable Drain-Source Current Sources on the High-Side (HSx) drivers. The DS-Current sources are internally connected to the corresponding SHx pins of the device. The "Enable"-Flags of each phase remains set. The LSx DS-Current Source flag remains disabled. For a 2-phase Motor application only one HS_DS-Current source has to be enabled.
- 4. For a 3-phase Motor the checking of the Motor connection shall be done in three steps, for each phase separately. The HSx DS-Current Source has to be enabled always for 2 phases together, then the 3rd phase is checked whether a motor-phase is connected. This has to be iterated around until all three phases are checked. Always two phases the HSx_DCS_EN is set, while the remaining phase the HSx_DCS_EN flag is off.
- 5. Apply some settlement time (few µs) for the voltage at each MOSFET to stabilize.
- 6. Assuming the motor contacts are all connected, all the DS-Status flags of each phase can be cleared now, and shall stay cleared. If a flag cannot be cleared of a phase then the DS_STS flags remain set and will signal an unconnected motor contact.

User's Manual 815 Rev. 1.3, 2017-06-27



27.5 Register Definition

The Bridge Driver registers are located in the address space below.

Table 185 Register Address Space

Module	Base Address	End Address	Note
BDRV	40034000 _H	40037FFF _H	Bridge Driver

Table 186 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value
Register Definition, Dri	ver Register		
CTRL1	Half Bridge Driver Control 1	00 _H	0101 0101 _H
CTRL2	Half Bridge Driver Control 2	04 _H	0000 0000 _H
CTRL3	Half Bridge Driver Control 3	08 _H	0001 1111 _H
OFF_SEQ_CTRL	Turn-on Slewrate Sequencer Control	10 _H	0000 0000 _H
ON_SEQ_CTRL	Turn-off Slewrate Sequencer Control	14 _H	0000 0000 _H
Register Definition, Dri	ver Trimming Register	,	
TRIM_DRVx	Trimming of Driver	18 _H	8000 0000 _H
Register Definition, Ch	arge Pump Control and Status Register		
CP_CTRL_STS	20 _H	0000 0004 _H	
CP_CLK_CTRL	Charge Pump Clock Control Register	24 _H	0000 CA16 _H

The registers are addressed wordwise.



27.5.1 Driver Register

B6-Bridge (Half Bridge) Driver Control Register 1

The register is reset by RESET_TYPE_3.

Attention: The Bridge Driver module can only be enabled when all FET drivers are enabled in the register below.

CTRL1	TRL1 Offset						Reset Value
B6-Bridge Dr	iver Control 1	1	00	0 _H			0101 0101 _H
31	30	29	28	27	26	25	24
HS2_OC_ DIS	HS2_OC_ STS	HS2_SUP ERR_STS	HS2_DS_ STS	HS2_DCS _EN	HS2_ON	HS2_PWM	HS2_EN
rw	r	r	r	rw	rwhir	rwhir	rw
23	22	21	20	19	18	17	16
HS1_OC_ DIS	HS1_OC_ STS	HS1_SUP ERR_STS	HS1_DS_ STS	HS1_DCS _EN	HS1_ON	HS1_PWM	HS1_EN
rw	r	r	r	rw	rwhir	rwhir	rw
15	14	13	12	11	10	9	8
LS2_OC_ DIS	LS2_OC_ STS	LS2_SUP ERR_STS	LS2_DS_ STS	LS2_DCS _EN	LS2_ON	LS2_PWM	LS2_EN
rw	r	r	r	rw	rwhir	rwhir	rw
7	6	5	4	3	2	1	0
LS1_OC_ DIS	LS1_OC_ STS	LS1_SUP ERR_STS	LS1_DS_ STS	LS1_DCS _EN	LS1_ON	LS1_PWM	LS1_EN
rw	r	r	r	rw	rwhir	rwhir	rw

Field	Bits	Type	Description			
HS2_OC_DIS 31 rw		rw	High Side Driver Overcurrent Shutdown Select 0 _H Global Shutdown all bridges will be shut down in case of overcurrent 1 _H Local Shutdown only local bridge will be shut down in case of overcurrent			
HS2_OC_STS	30	r	External High Side 2 FET Over-current Status 0 _B no Over-current no over-current Condition occurred. 1 _B Over-current over-current occurred; switch is automatically shut down.			
HS2_SUPERR_STS	29	r	High Side Driver 2 Supply Error Status 0 _B NORMAL supply is in required range. 1 _B SUPPLY ERROR detected; this flag is an OR of the VSD_x_STS and VCP_x_STS flags.			



Field	Bits	Type	Description
HS2_DS_STS	28	r	High Side Driver 2 Drain Source Monitoring Status in OFF-State
			Note: the status of the bit is valid only after HSx_DCS_EN bit was set to one.
			 0_B no short on external FET no short detected. 1_B short on external FET detected short detected.
HS2_DCS_EN	27	rw	High Side Driver 2 Diagnosis Current Source Enable
			Note: the status of the bit is valid only after LS2_DCS_EN bit was set to one.
			0 _H DISABLE disable current source
			1 _H ENABLE enable current source; short diagnosis can
			be performed by evaluating the LSx/HSx_DS_STS
HS2_ON	26	rwhir	Flag High Side Driver 2 On
H32_UN	20	IVVIIII	0 _B OFF Driver off
			1 _B ON Driver on
HS2_PWM	25	rwhir	High Side Driver 2 PWM Enable
_			0 _B DISABLE disables control by PWM input
			1 _B ENABLE enables control by PWM input
HS2_EN	24	rw	High Side Driver 2 Enable
			0 _B DISABLE Driver circuit power off
H04 00 DIG	00		1 _B ENABLE Driver circuit power on
HS1_OC_DIS	23	rw	High Side Driver Overcurrent Shutdown Select 0 _H Global Shutdown all bridges will be shut down in case
			of overcurrent
			1 _H Local Shutdown only local bridge will be shut down in
			case of overcurrent
HS1_OC_STS	22	r	External High Side 1 FET Over-current Status
			0 _B no Over-current no over-current Condition occurred.
			1 _B Over-current over-current occurred; switch is automatically shut down.
HS1_SUPERR_STS	21	r	High Side Driver 1 Supply Error Status
1101_001 LIXIX_010	21	ľ	0 _B NORMAL supply is in required range.
			1 _B SUPPLY ERROR detected; this flag is an OR of the
			VDS_x_STS and VCP_x_STS flags.
HS1_DS_STS	20	r	High Side Driver 1 Drain Source Monitoring Status in OFF-State
			Note: the status of the bit is valid only after HSx_DCS_EN bit
			was set to one.
			 0_B no short on external FET no short detected. 1_B short on external FET detected short detected.
HS1_DCS_EN	19	rw	High Side Driver 1 Diagnosis Current Source Enable
			0 _H DISABLE disable current source
			1 _H ENABLE enable current source; short diagnosis can
			be performed by evaluating the LSx/HSx_DS_STS Flag
			· · · · · · · · · · · · · · · · · · ·



Field	Bits	Type	Description
HS1_ON	18	rwhir	High Side Driver 1 On 0 _B OFF Driver off 1 _B ON Driver on
HS1_PWM	17	rwhir	High Side Driver 1 PWM Enable 0 _B DISABLE disables control by PWM input 1 _B ENABLE enables control by PWM input
HS1_EN	16	rw	High Side Driver 1 Enable 0 _B DISABLE Driver circuit power off 1 _B ENABLE Driver circuit power on
LS2_OC_DIS	15	rw	 Low Side Driver Overcurrent Shutdown Select 0_H Global Shutdown all bridges will be shut down in case of overcurrent 1_H Local Shutdown only local bridge will be shut down in case of overcurrent
LS2_OC_STS	14	r	External Low Side 2 FET Over-current Status 0 _B no Over-current no over-current Condition occurred. 1 _B Over-current over-current occurred; switch is automatically shut down.
LS2_SUPERR_STS	13	r	Low Side Driver 2 Supply Error Status 0 _B NORMAL supply is in required range. 1 _B SUPPLY ERROR detected; this flag is an OR of the VDS_x_STS and VCP_x_STS flags.
LS2_DS_STS	12	r	Low Side Driver 2 Drain Source Monitoring Status in OFF-State Note: the status of the bit is valid only after HSx_DCS_EN bit was set to one. O _B no short on external FET no short detected. 1 _B short on external FET detected short detected.
LS2_DCS_EN	11	rw	Low Side Driver 2 Diagnosis Current Source Enable Note: this bit has no effect as a low side driver diagnosis current source is not implemented. O _H DISABLE disable current source 1 _H ENABLE enable current source; short diagnosis can be performed by evaluating the LSx/HSx_DS_STS Flag
LS2_ON	10	rwhir	Low Side Driver 2 On 0 _B OFF Driver off 1 _B ON Driver on
LS2_PWM	9	rwhir	Low Side Driver 2 PWM Enable 0 _B DISABLE disables control by PWM input 1 _B ENABLE enables control by PWM input
LS2_EN	8	rw	Low Side Driver 2 Enable 0 _B DISABLE Driver circuit power off 1 _B ENABLE Driver circuit power on



Field	Bits	Туре	Description
LS1_OC_DIS	7	rw	Low Side Driver 1 Overcurrent Shutdown Select 0 _H Global Shutdown all bridges will be shut down in case of overcurrent 1 _H Local Shutdown only local bridge will be shut down in case of overcurrent
LS1_OC_STS	6	r	External Low Side 1 FET Over-current Status 0 _B no Over-current no over-current Condition occurred. 1 _B Over-current over-current occurred; switch is automatically shut down.
LS1_SUPERR_STS	5	r	Low Side Driver 1 Supply Error Status 0 _B NORMAL supply is in required range. 1 _B SUPPLY ERROR detected; this flag is an OR of the VDS_x_STS and VCP_x_STS flags.
LS1_DS_STS	4	r	Low Side Driver 1 Drain Source Monitoring Status in OFF-State Note: the status of the bit is valid only after HSx_DCS_EN bit was set to one. 0 _B no short on external FET no short detected. 1 _B short on external FET detected short detected.
LS1_DCS_EN	3	rw	Low Side Driver 1 Diagnosis Current Source Enable Note: this bit has no effect as a low side driver diagnosis current source is not implemented. O _H DISABLE disable current source 1 _H ENABLE enable current source; short diagnosis can be performed by evaluating the LSx/HSx_DS_STS Flag
LS1_ON	2	rwhir	Low Side Driver 1 On 0 _B OFF Driver off 1 _B ON Driver on
LS1_PWM	1	rwhir	Low Side Driver 1 PWM Enable 0 _B DISABLE disables control by PWM input 1 _B ENABLE enables control by PWM input
LS1_EN	0	rw	Low Side Driver 1 Enable 0 _B DISABLE Driver circuit power off 1 _B ENABLE Driver circuit power on



B6-Bridge Driver Control Register 2

The register is reset by RESET_TYPE_3.

CTRL2	Offset	Reset Value
B6-Bridge Driver Control 2	04 _H	0000 0000 _H

31	30		28	27	26	25									16
DLY_ DIA*	DL	Y_DIAC HSEL	S_C	DLY_ DIA*	DLY_ DIA*		ı	I	, D	LY_DI	AG_TII	VI	I		
rw		rw		r	W			•			r				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HS3_ OC_*	HS3_ OC_*	HS3_ SUP*	HS3_ DS_*	HS3_ DCS*	HS3_ ON	HS3_ PWM	HS3_ EN	LS3_ OC_*	LS3_ OC_*	LS3_ SUP*	LS3_ DS_*	LS3_ DCS*	LS3_ ON	LS3_ PWM	LS3_ EN
rw	r	r	r	rw	rwhir	rwhir	rw	rw	r	r	r	rw	rwhir	rwhir	rw

Field	Bits	Type	Description
DLY_DIAG_DIRSEL	31	rw	Ext. power diag timer on / off select 0 _R TURN-OFF measure turn-off time
			1 _B TURN-ON measure turn-on time
DLY_DIAG_CHSEL	30:28	rw	Ext. power diag timer channel select 000 _B DISABLE diag timer deactivated.
			 001_B HB1 LS select measure LS1 on/off delay time. 010_B HB2 LS select measure LS2 on/off delay time. 011_B HB3 LS select measure LS3 on/off delay time.
			 100_B DISABLE diag timer deactivated. 101_B HB1 HS select measure HS1 on/off delay time. 110_B HB2 HS select measure HS2 on/off delay time. 111_B HB3 HS select measure HS3 on/off delay time.
DLY_DIAG_STS	27	r	Ext. power diag timer valid flag Note: Clear flag to start a measurement.
			 0_B Diag timer invalid diag timer measurement ongoing 1_B Diag timer valid diag timer measurement finished
DLY_DIAG_SCLR	26	W	Ext. power diag timer valid flag clear 0 _B Diag timer valid not clear 1 _B Diag timer valid clear
DLY_DIAG_TIM	25:16	r	Ext. power diag timer result register
HS3_OC_DIS	15	rw	High Side Driver 3 Over-current Shutdown Select 0 _H Global Shutdown all bridges will be shut down in case of overcurrent 1 _H Local Shutdown only local bridge will be shut down in case of overcurrent
HS3_OC_STS	14	r	External High Side 3 FET Over-current Status 0 _B no Over-current no over-current Condition occurred. 1 _B Over-current over-current occurred; switch is automatically shut down.



Field	Bits	Type	Description
HS3_SUPERR_STS	13	r	High Side Driver 3 Supply Error Status 0 _B NORMAL supply is in required range. 1 _B SUPPLY ERROR detected; this flag is an OR of the VDS_x_STS and VCP_x_STS flags.
HS3_DS_STS	12	Γ	High Side Driver 3 Drain Source Monitoring Status Note: the status of the bit is valid only after HSx_DCS_EN bit was set to one. O _B no short on external FET no short detected. 1 _B short on external FET detected short detected.
HS3_DCS_EN	11	rw	High Side Driver 3 Diagnosis Current Source Enable 0 _H DISABLE disable current source 1 _H ENABLE enable current source; short diagnosis can be performed by evaluating the LSx/HSx_DS_STS Flag
HS3_ON	10	rwhir	High Side Driver 3 On 0 _B OFF Driver off 1 _B ON Driver on
HS3_PWM	9	rwhir	High Side Driver 3 PWM Enable 0 _B DISABLE disables control by PWM input 1 _B ENABLE enables control by PWM input
HS3_EN	8	rw	High Side Driver 3 Enable 0 _B DISABLE Driver circuit power off 1 _B ENABLE Driver circuit power on
LS3_OC_DIS	7	rw	Low Side Driver 3 Over-current Shutdown Select 0 _H Global Shutdown all bridges will be shut down in case of overcurrent 1 _H Local Shutdown only local bridge will be shut down in case of overcurrent
LS3_OC_STS	6	r	External Low Side 3 FET Over-current Status 0 _B no Over-current no over-current Condition occurred. 1 _B Over-current over-current occurred; switch is automatically shut down.
LS3_SUPERR_STS	5	r	Low Side Driver 3 Supply Error Status 0 _B NORMAL supply is in required range. 1 _B SUPPLY ERROR detected; this flag is an OR of the VDS_x_STS and VCP_x_STS flags.
LS3_DS_STS	4	r	Low Side Driver 3 Drain Source Monitoring Status in OFF-State Note: the status of the bit is valid only after HSx_DCS_EN bit was set to one. 0 _B no short on external FET no short detected. 1 _B short on external FET detected short detected.



Field	Bits	Type	Description
LS3_DCS_EN	3	rw	Low Side Driver 3 Diagnosis Current Source Enable
			Note: this bit has no effect as a low side driver diagnosis current source is not implemented.
			0 _H DISABLE disable current source
			1 _H ENABLE enable current source; short diagnosis can
			be performed by evaluating the LSx/HSx_DS_STS
			Flag
LS3_ON	2	rwhir	Low Side Driver 3 On
			0 _B OFF Driver off
			1 _B ON Driver on
LS3_PWM	1	rwhir	Low Side Driver 3 PWM Enable
			0 _B DISABLE disables control by PWM input
			1 _B ENABLE enables control by PWM input
LS3_EN	0	rw	Low Side Driver 3 Enable
			0 _B DISABLE Driver circuit power off
			1 _B ENABLE Driver circuit power on



B6-Bridge Driver Control 3

rw

rw

The register is reset by RESET_TYPE_3.

CTRL3 B6-Bri		iver Co	ontrol	3				fset 8 _H							Value 1111 _H
31	30	29		27	26	25	24	23				19	18		16
SEQ_ ERR*	SEQ_ ERR*		RES		DRV_ CCP*	DRV_ _TIM	CCP SEL		1	RES		1	DS	MONV	тн
r	W		r		rw	rv	٧			r			•	rw	
15	14	13	12	,			8	7	6	5	4				0
OFF_ SEQ*	IDIS CHA*	RES		IDISCI	HARGE	_TRIM		ON_S EQ *		RES		ICHA	RGE_	TRIM	1

Field	Bits	Type	Description
SEQ_ERR_STS	31	r	Driver Sequence Error Status 0 _B Driver Sequence ok no cross current 1 _B Driver Sequence fail HS and LS of same bridge concurrently activated, output protection activated
SEQ_ERR_SCLR	30	W	Driver Sequence Error Status Clear 0 _B Driver Sequence Status no clear 1 _B Driver Sequence Status clear
RES	29:27	r	Reserved Always read as 1
DRV_CCP_DIS	26	rw	Note: The cross conduction protection consists of two stages. This flag disables the first stage which is the activation of the delayed gate clamp after the configured cross conduction protection time. The second stage which is represented by the delayed gate clamp is still active and will be activated as soon as the opposite MOSFET within a inverter stage is activated. OB CCP Enable dynamic ccp is active. CCP Disable dynamic ccp is disabled, delayed gate clamp remains active.
DRV_CCP_TIMSEL	25:24	rw	Minimum cross conduction protection time setting ¹⁾ 00 _B 0.2us 200ns cross conduction protection time 01 _B 0.4us 400ns cross conduction protection time 10 _B 0.8us 800ns cross conduction protection time 11 _B 1.6us 1.6us cross conduction protection time
RES	23:19	r	Reserved Always read as 0



Field	Bits	Туре	Description
DSMONVTH	18:16	rw	Voltage Threshold for Drain-Source Monitoring of external FETs 000 _B 0.25_V Threshold 0 for VDS at 0.25 V 001 _B 0.5_V Threshold 1 for VDS at 0.5 V 010 _B 0.75_V Threshold 2 for VDS at 0.75 V 011 _B 1.0_V Threshold 3 for VDS at 1.0 V 100 _B 1.25_V Threshold 4 for VDS at 1.25 V 101 _B 1.5_V Threshold 5 for VDS at 1.5 V 110 _B 1.75_V Threshold 6 for VDS at 1.75 V 111 _B 2.0_V Threshold 7 for VDS at 2.0 V
OFF_SEQ_EN	15	rw	Turn-Off Slewrate Sequencer enable 0 _B Disabled Turn-off Slewrate Sequencer disabled 1 _B Enabled Turn-off Slewrate Sequencer enabled
IDISCHARGEDIV2_N	14	rw	IDISCHARGE Current divide by 2 not 0 _B Half Range available for charge current (max. is 150 mA) 1 _B Full Range available for charge current (max. is 300 mA)
RES	13	r	Reserved Always read as 0



Field	Bits	Туре	Description
IDISCHARGE_TRIM	12:8	rw	Trimming of the internal driver dis-charge current
_			00000 _B HiZ Slew Rate Control is inactive
			00001 _B min discharge current lowest gate discharge current
			selected (do not use this setting!)
			00010 _B typ. current 19.80 mA
			00011 _B typ. current 31.10 mA
			00100 _B typ. current 42.30 mA
			00101 _B typ. current 53.90 mA
			00110 _B typ. current 64.90 mA
			00111 _B typ. current 76.20 mA
			01000 _B typ. current 86.80 mA
			01001 _B typ. current 98.00 mA
			01010 _B typ. current 108.50 mA
			01011 _B typ. current 119.40 mA
			01100 _B typ. current 129.70 mA
			01101 _B typ. current 140.30 mA
			01110 _B typ. current 150.40 mA
			01111 _B typ. current 160.80 mA
			10000 _B typ. current 170.10 mA
			10001 _B typ. current 180.30 mA
			10010 _B typ. current 189.80 mA
			10011 _B typ. current 199.60 mA
			10100 _B typ. current 208.90 mA
			10101 _B typ. current 218.40 mA
			10110 _B typ. current 227.40 mA
			10111 _B typ. current 236.70 mA
			11000 _B typ. current 245.30 mA
			11001 _B typ. current 254.30 mA
			11010 _B typ. current 262.80 mA
			11011 _B typ. current 271.50 mA
			11100 _B typ. current 279.60 mA
			11101 _B typ. current 288.00 mA
			11110 _B typ. current 295.90 mA
			11111 _B max charge current typ. current 304 mA
ON_SEQ_EN	7	rw	Turn On Slewrate Sequencer enable
			0 _B Disabled Turn-on Slewrate Sequencer disabled
			1 _B Enabled Turn-on Slewrate Sequencer enabled
ICHARGEDIV2_N	6	rw	ICHARGE Current divide by 2 not
			0 _B Half Range available for charge current (max. is 150
			mA)
			1 _B Full Range available for charge current (max. is 300
			mA)
RES	5	r	Reserved
			Always read as 0



Field	Bits	Type	Description
ICHARGE_TRIM	4:0	rw	Trimming of the internal driver charge current
			00000 _B HiZ Slew Rate Control is inactive
			00001 _B min charge current lowest gate charge current
			selected (do not use this setting!)
			00010 _B typ. current 19.80 mA
			00011 _B typ. current 31.10 mA
			00100 _B typ. current 42.30 mA
			00101 _B typ. current 53.90 mA
			00110 _B typ. current 64.90 mA
			00111 _B typ. current 76.20 mA
			01000 _B typ. current 86.80 mA
			01001 _B typ. current 98.00 mA
			01010 _B typ. current 108.50 mA
			01011 _B typ. current 119.40 mA
			01100 _B typ. current 129.70 mA
			01101 _B typ. current 140.30 mA
			01110 _B typ. current 150.40 mA
			01111 _B typ. current 160.80 mA
			10000 _B typ. current 170.10 mA
			10001 _B typ. current 180.30 mA
			10010 _B typ. current 189.80 mA
			10011 _B typ. current 199.60 mA
			10100 _B typ. current 208.90 mA
			10101 _B typ. current 218.40 mA
			10110 _B typ. current 227.40 mA
			10111 _B typ. current 236.70 mA
			11000 _B typ. current 245.30 mA
			11001 _B typ. current 254.30 mA
			11010 _B typ. current 262.80 mA
			11011 _B typ. current 271.50 mA
			11100 _B typ. current 279.60 mA
			11101 _B typ. current 288.00 mA
			11110 _B typ. current 295.90 mA
			11111 _B max charge current typ. current 304 mA

¹⁾ if MI_CLK = 20 MHz



Turn-off Slewrate Sequencer Control

rw

The register is reset by RESET_TYPE_3.

OFF_SEQ_CTRL Offset **Reset Value Turn-off Slewrate Sequencer Control** 0000 0000_H 10_H 31 26 24 23 18 19 16 DRV_OFF_t_ DRV_OFF_t_ DRV_OFF_I_1 DRV_OFF_I_2 15 11 10 7 3 $\begin{array}{c} \mathsf{DRV}_\mathsf{OFF}_\mathsf{t}_\\ 3 \end{array}$ DRV_OFF_t_ DRV_OFF_I_4 DRV_OFF_I_3

rw

Field	Bits	Type	Description
DRV_OFF_I_1	31:27	rw	Slew rate sequencer off phase 1 current 0 _H Disabled Slew Rate Control is disabled 1f _H Maximum maximum output discharge current
DRV_OFF_t_1	26:24	rw	Slew rate sequencer off phase 1 time 0 _H 50ns 50ns phase duration 7 _H 400ns 400ns phase duration
DRV_OFF_I_2	23:19	rw	Slew rate sequencer off phase 2 current 0 _H Disabled Slew Rate Control is disabled 1f _H Maximum maximum output discharge current
DRV_OFF_t_2	18:16	rw	Slew rate sequencer off phase 2 time 0 _H 50ns 50ns phase duration 7 _H 400ns 400ns phase duration
DRV_OFF_I_3	15:11	rw	Slew rate sequencer off phase 3 current 0 _H Disabled Slew Rate Control is disabled 1f _H Maximum maximum output discharge current
DRV_OFF_t_3	10:8	rw	Slew rate sequencer off phase 3 time 0 _H 50ns 50ns phase duration 7 _H 400ns 400ns phase duration
DRV_OFF_I_4	7:3	rw	Slew rate sequencer off phase 4 current 0 _H Disabled Slew Rate Control is disabled 1f _H Maximum maximum output discharge current
DRV_OFF_t_4	2:0	rw	Slew rate sequencer off phase 4 time 0 _H 50ns 50ns phase duration 7 _H 400ns 400ns phase duration

rw



Bridge Driver (incl. Charge Pump)

Turn-on Slewrate Sequencer Control

rw

The register is reset by RESET_TYPE_3.

ON_SEQ_CTRL Offset **Reset Value Turn-on Slewrate Sequencer Control** 0000 0000_H 14_H 31 27 26 24 23 19 16 18 DRV_ON_I_1 DRV_ON_t_1 DRV_ON_I_2 DRV_ON_t_2 rw rw 15 11 10 8 7 3 2 DRV_ON_I_3 $DRV_ON_t_3$ DRV_ON_I_4 DRV_ON_t_4

rw

rw

Field	Bits	Type	Description
DRV_ON_I_1	31:27	rw	Slew rate sequencer on phase 1 current 0 _H Disabled Slew Rate Control is disabled 1f _H Maximum maximum output discharge current
DRV_ON_t_1	26:24	rw	Slew rate sequencer on phase 1 time 0 _H 50ns 50ns phase duration 7 _H 400ns 400ns phase duration
DRV_ON_I_2	23:19	rw	Slew rate sequencer on phase 2 current 0 _H Disabled Slew Rate Control is disabled 1f _H Maximum maximum output discharge current
DRV_ON_t_2	18:16	rw	Slew rate sequencer on phase 2 time 0 _H 50ns 50ns phase duration 7 _H 400ns 400ns phase duration
DRV_ON_I_3	15:11	rw	Slew rate sequencer on phase 3 current 0 _H Disabled Slew Rate Control is disabled 1f _H Maximum maximum output discharge current
DRV_ON_t_3	10:8	rw	Slew rate sequencer on phase 3 time 0 _H 50ns 50ns phase duration 7 _H 400ns 400ns phase duration
DRV_ON_I_4	7:3	rw	Slew rate sequencer on phase 4 current 0 _H Disabled Slew Rate Control is disabled 1f _H Maximum maximum output discharge current
DRV_ON_t_4	2:0	rw	Slew rate sequencer on phase 4 time 0 _H 50ns 50ns phase duration 7 _H 400ns 400ns phase duration



27.5.2 Driver Trimming Register

Trimming Driver

This register is password protected, see **PASSWD**. Writting to it is only possible if password is set. Write access without opened passwd scheme will cause a HardFault.

TRIM_ Trimm		Driver		Offset 18 _H								t Value 0000 _H			
31	30						24	23	22	21	20	19	18	17	16
RES		ı	ı	Res			ı	HS3D RV_*	HS2D RV_*	HS1D RV_*	HS3D RV_*		HS1D RV_*		RV_D
r			•	•				rwp2	rwp2	rwp2	rwp2	rwp2	rwp2	rw	vp2
15	14	13	12	11	10	9	8	7	6	5	4		2	1	0
LS3D RV_*	LS2D RV_*		LS3D RV_*	LS2D RV_*	LS1D RV_*	LSDF S_T		RES		CCP MUL		RES		LS_I T_1	HS_B FIL*
rwp2	rwp2	rwp2	rwp2	rwp2	rwp2	rw	p2	r	rw	p2		r		rv	vp2

Field	Bits	Type	Description
RES	31	r	Reserved
			Always read as 1
RES	30:26	r	Reserved
			Always read as 0
CPLOW_TFILT_SEL	25:24	rwp2	Filter Time for Charge Pump Voltage Low Diagnosis
			Note: this SFR can only be written if the corresponding
			SCU_DM password register is written!
			00 _B 4_μs 4 μs filter time
			01 _B 8_µs 8 µs filter time
			10 _B 16_μs 16 μs filter time
			11 _B 32_μs 32 μs filter time
HS3DRV_OCSDN_DIS	23	rwp2	High Side 3 Predriver in overcurrent situation disable
			Note: this SFR can only be written if the corresponding
			SCU_DM password register is written!
			0 _B Enable Predriver shutdown in overcurrent situation
			enable
			1 _B Disable Predriver shutdown in overcurrent situation disable



Field	Bits	Type	Description
HS2DRV_OCSDN_DIS	22	rwp2	High Side 2 Predriver in overcurrent situation disable
			Note: this SFR can only be written if the corresponding SCU_DM password register is written!
			0 _B Enable Predriver shutdown in overcurrent situation enable
			1 _B Disable Predriver shutdown in overcurrent situation disable
HS1DRV_OCSDN_DIS	21	rwp2	High Side 1 Predriver in overcurrent situation disable
			Note: this SFR can only be written if the corresponding SCU_DM password register is written!
			0 _B Enable Predriver shutdown in overcurrent situation enable
			1 _B Disable Predriver shutdown in overcurrent situation disable
HS3DRV_FDISCHG_DIS	20	rwp2	High Side 3 Predriver fast discharge disable
			Note: this SFR can only be written if the corresponding SCU_DM password register is written!
			 0_B Enable Predriver shutdown fast discharge enable 1_B Disable Predriver shutdown fast discharge disable
HS2DRV_FDISCHG_DIS	19	rwp2	High Side 2 Predriver fast discharge disable
			Note: this SFR can only be written if the corresponding SCU_DM password register is written!
			 0_B Enable Predriver shutdown fast discharge enable 1_B Disable Predriver shutdown fast discharge disable
HS1DRV_FDISCHG_DIS	18	rwp2	High Side 1 Predriver fast discharge disable
			Note: this SFR can only be written if the corresponding SCU_DM password register is written!
			 0_B Enable Predriver shutdown fast discharge enable 1_B Disable Predriver shutdown fast discharge disable
HSDRV_DS_TFILT_SEL	17:16	rwp2	Filter Time for Drain-Source Monitoring of High Side Drivers
			Note: this SFR can only be written if the corresponding SCU_DM password register is written!
			00 _B 1_μs 1 μs filter time
			01 _B 2_μs 2 μs filter time
			10 _B 4_μs 4 μs filter time 11 _B 8_μs 8 μs filter time
LS3DRV_OCSDN_DIS	15	rwp2	Low Side 3 Predriver in overcurrent situation disable
			Note: this SFR can only be written if the corresponding SCU_DM password register is written!
			0 _B Enable Predriver shutdown in overcurrent situation enable
			1 _B Disable Predriver shutdown in overcurrent situation disable



Field	Bits	Type	Description
LS2DRV_OCSDN_DIS	14	rwp2	Low Side 2 Predriver in overcurrent situation disable
			Note: this SFR can only be written if the corresponding SCU_DM password register is written!
			 0_B Enable Predriver shutdown in overcurrent situation enable 1_B Disable Predriver shutdown in overcurrent situation
LOADDY OCCUMENT	40	0	disable
LS1DRV_OCSDN_DIS	13	rwp2	Low Side 1 Predriver in overcurrent situation disable
			Note: this SFR can only be written if the corresponding SCU_DM password register is written!
			 0_B Enable Predriver shutdown in overcurrent situation enable 1_B Disable Predriver shutdown in overcurrent situation
			1_B Disable Predriver shutdown in overcurrent situation disable
LS3DRV_FDISCHG_DIS	12	rwp2	Low Side 3 Predriver fast discharge disable
			Note: this SFR can only be written if the corresponding SCU_DM password register is written!
			 0_B Enable Predriver shutdown fast discharge enable 1_B Disable Predriver shutdown fast discharge disable
LS2DRV_FDISCHG_DIS	11	rwp2	Low Side 2 Predriver fast discharge disable
			Note: this SFR can only be written if the corresponding SCU_DM password register is written!
			 0_B Enable Predriver shutdown fast discharge enable 1_B Disable Predriver shutdown fast discharge disable
LS1DRV_FDISCHG_DIS	10	rwp2	Low Side 1 Predriver fast discharge disable
			Note: this SFR can only be written if the corresponding SCU_DM password register is written!
			 0_B Enable Predriver shutdown fast discharge enable 1_B Disable Predriver shutdown fast discharge disable
LSDRV_DS_TFILT_SEL	9:8	rwp2	Filter Time for Drain-Source Monitoring of Low Side Drivers
			Note: this SFR can only be written if the corresponding SCU_DM password register is written!
			00 _B 1_μs 1 μs filter time
			01 _B 2_µs 2 µs filter time
			10 _B 4_μs 4 μs filter time
			11 _B 8_μs 8 μs filter time
RES	7	r	Reserved
			Always read as 0



Field	Bits	Type	Description			
DRV_CCPTIMMUL	6:5	rwp2	Multiplier bits for cross conduction time settings in register DRV_CCP_TIMSEL, BF-Step only			
			Note: this SFR can only be written if the corresponding SCU_DM password register is written!			
			 MUL1 DRV_CCP_TIMSEL value is multiplied by 1 MUL2 DRV_CCP_TIMSEL value is multiplied by 2 MUL4 DRV_CCP_TIMSEL value is multiplied by 4 MUL4 DRV_CCP_TIMSEL value is multiplied by 4 			
RES	4:2	r	Reserved Always read as 0			
LS_HS_BT_TFILT_SEL	1:0	rwp2	Blanking Time for Drain-Source Monitoring of Low / High Side Drivers			
			Note: this SFR can only be written if the corresponding SCU_DM password register is written!			
			 1_μs 1 μs filter time 2_μs 2 μs filter time 4_μs 4 μs filter time 8_μs 8 μs filter time 			




27.5.3 Charge Pump Control and Status Register

Charge Pump Control and Status Register

The register is reset by RESET_TYPE_3.

 $\begin{array}{cccc} \text{CP_CTRL_STS} & \text{Offset} & \text{Reset Value} \\ \text{Charge Pump Control and Status Register} & 20_{\text{H}} & 0000\ 0004_{\text{H}} \end{array}$



Field	Bits	Туре	Description
RES	31:28	r	Reserved Always read as 0
VTHVCP9V_TRIM	27:26	rw	Charge Pump Output Voltage 9V Trimming 0 0 _B 7.5_V Threshold 0 0 1 _B 8.0_V Threshold 1 1 0 _B 8.5_V Threshold 2 1 1 _B 9.0_V Threshold 3
VCP9V_SET	25	rw	Charge Pump 9 V Output Voltage Set 0 _B 14V Set output voltage set to 14V 1 _B 9V Set output voltage set to 9V
CPLOPWRM_EN	24	rw	Charge Pump Low Power Mode Enable 0 _B Low Power Mode Disable low power mode inactive 1 _B Low Power Mode Enable low power mode active
VSD_UPTH_STS	23	r	Driver Supply MU High Status 0 _B Driver Supply Voltage ok no overvoltage detected 1 _B Driver Supply Voltage too high overvoltage on VSD Pin detected
DRVx_VSDUP_DIS	22	rw	Driver On VSD Upper Voltage Disable 0 _B Driver Enable DRVx on VSD overvoltage enable. 1 _B Driver Disable DRVx on VSD overvoltage disable.
VSD_LOTH_STS	21	r	Driver Supply MU Low Status 0 _B Driver Supply Voltage ok no undervoltage detected. 1 _B Driver Supply Voltage too low undervoltage on VSD Pin detected.
DRVx_VSDLO_DIS	20	rw	Driver On VSD Lower Voltage Disable 0 _B Driver Enable DRVx on VSD undervoltage enable. 1 _B Driver Disable DRVx on VSD undervoltage disable.



Field	Bits	Туре	Description
VCP_UPTH_STS	19	r	Charge Pump MU High Status 0 _B Charge Pump Output Voltage ok no overvoltage detected 1 _B Charge Pump Output Voltage too high overvoltage on charge pump output detected
DRVx_VCPUP_DIS	18	rw	 Driver On Charge Pump Upper Voltage Disable 0_B Driver Enable DRVx on Charge Pumpe overvoltage enable. 1_B Driver Disable DRVx on Charge Pump overvoltage disable.
VCP_LOTH1_STS	17	r	Charge Pump MU Low Status 0 _B Charge Pump Output Voltage ok no undervoltage detected. 1 _B Charge Pump Output Voltage too low undervoltage on chargepump output detected.
DRVx_VCPLO_DIS	16	rw	 Driver On Charge Pump Low Voltage Disable 0_B Driver Enable DRVx on Charge Pump undervoltage enable. 1_B Driver Disable DRVx on Charge Pump undervoltage disable.
RES	15:11	r	Reserved Always read as 0
VCP_LOWTH2	10:8	rw	Charge Pump Output Voltage Lower Threshold Detection Level 000 _B 7.325_V Threshold 0 001 _B 7.654_V Threshold 1 010 _B 7.982_V Threshold 2 011 _B 8.309_V Threshold 3 100 _B 8.638_V Threshold 4 101 _B 8.966_V Threshold 5 110 _B 9.293_V Threshold 6 111 _B 9.620_V Threshold 7
RES	7:6	r	Reserved Always read as 0
VCP_LOTH2_STS	5	r	Charge Pump Low Status ¹⁾ 0 _B Charge Pump Output Voltage ok no undervoltage detected. 1 _B Charge Pump Output Voltage too low undervoltage on chargepump output detected.
RES	4:3	r	Reserved Always read as 0
CP_RDY_EN	2	rw	Bridge Driver on Charge Pump Ready Enable 0 _B OFF Bridge Driver can be immediately enabled 1 _B ON Bridge Driver can only be enabled when Charge Pump is ready
RES	1	r	Reserved Always read as 0



Field	Bits	Туре	Description			
CP_EN	0	rw	Charge Pump Enable			
			0 _B DISABLE Charge Pump, circuit power off			
			1 _B ENABLE Charge Pump, circuit power on			

¹⁾ VCP_LOW: a potential root cause for VCP undervoltage is an external short of a gate driver output. Reactivation of the bridge driver should only be done when the short circuit condition is removed to avoid repetitive stress of the affected output stage.

Charge Pump Clock Control Register

The register is reset by RESET_TYPE_3.

CP_CL Charge		_CTRL Pump Clock Control Register						Offset 24 _H						Reset Value 0000 CA16 _H	
31		T	I	Т	ı	T	T	Т	1 1		Ι	I	Ι	Т	16
			ı	ı		T.	RI	ES				ı			
					1			r							
15	14	13	12				8	7		5	4				0
CPCL K_EN	F_	СР		DITH_UPPER				RES			DIT	H_LOV	VER		
rw	r	w		1	rw	1	•	'	r				rw	•	

Field	Bits	Type	Description			
RES	31:16	r	Reserved			
			Always read as 0			
CPCLK_EN	15	rw	Charge Pump Clock Enable 0 _B DISABLE Charge Pump Clock is switched off and has value of 0 1 _B ENABLE Charge Pump Clock is running			
F_CP	14:13	rw	MSB of CP_CLK divider CP_CLK frequency is defined by the concatenation of f_cp and dith_upper for the upper boundary during dithering, and dith_lower for the lower boundary			
DITH_UPPER	12:8	rw	CP_CLK upper frequency boundary during dithering legal values are equal or greater than DITH_LOWER, see definition of f cp			
RES	7:5	r	Reserved Always read as 0			
DITH_LOWER	4:0	rw	CP_CLK lower frequency boundary during dithering legal values are equal or less than DITH_UPPER,see definition of f_cp			



28 Current Sense Amplifier

28.1 Features

Main Features

- Programmable gain settings: G = 10, 20, 40, 60
- Differential input voltage: ± 1.5V / G
- Wide common mode input range ± 2 V
- Low setting time < 1.4 µs

28.2 Introduction

The current sense amplifier in **Figure 227** can be used to measure near ground differential voltages via the 10-bit ADC. Its gain is digitally programmable through internal control registers.

Linear calibration has to be applied to achieve high gain accuracy, e.g. end-of-line calibration including the shunt resistor.

Figure 227 shows how the current sense amplifier can be used as a low-side current sense amplifier where the motor current is converted to a voltage by means of a shunt resistor $R_{\rm SH}$. A differential amplifier input is used in order to eliminate measurement errors due to voltage drop across the stray resistance $R_{\rm Stray}$ and differences between the external and internal ground. If the voltage at one or both inputs is out of the operating range, the input circuit is overloaded and requires a certain specified **recovery time**.

In general, the external low pass filter should provide suppression of EMI.

The CSA is able to measure positive as well as negative currents through the shunt. Since the ADC1 only provides single-ended inputs the output of the CSA will be offset by Vzero. Vzero is 0.4 * VAREF, approx. 2V. In order to measure the real CSA output at 0A input the user has to perform an ADC1 Ch1 measurement with idealy 0A through the shunt, with CTRL.VZERO bit set to '0'. The desired gain has to be set before that. The offset might vary from one gain setting to another, therefore if the gain has been changed the offset measurement has to be repeated.

The bit CTRL.VZERO switches between the CSA output and the Vzero voltage reference, as displayed in Figure 227. The CSA is not ideal, it shows an input offset, therefore the Vzero voltage reference, if measured by the ADC1, may differ from the CSA output value at 0A current input by +/-~1mV * Gain.



28.2.1 Block Diagram




Figure 227 Simplified Application Diagram

28.2.2 Recommended Offset Calibration

In order to perform a correct offset calibration the complete path from shunt resistor throught the CSA to the ADC1 should be measured. For this purpose it should be ensured that there is no current flow (0A) through the shunt. The following list collects the steps to perform a recommended offset calibration:

- connect the CSA output to the ADC1 Channel 1 input by closing the switch, CSA->CTRL.VZERO=0
- set desired CSA gain, CSA->CTRL.GAIN=x
- · ensure 0A current flowing through the shunt, therefore 0V differential voltage at the CSA input
- perform an ADC1 Channel 1 measurement, using the software mode, would be suitable
- the ADC1 Channel 1 digital output, RES_OUT1, holds the CSA output offset including the CSA input offset
- repeat the measurement for other CSA gain settings if needed

Note: By applying the recommended calibration procedure the violated output offset is compensated.

Figure 228 displays the effective signal path for the recommended offset calibration.






Figure 228 CSA simplified internal structure - offset calibration path



28.3 Functional Description

28.3.1 ADC Code Calculation

The differential input voltage $V_{\rm OP2}$ - $V_{\rm OP1}$ of the embedded Current Sense Amplifier (CSA) is converted to an ADC code by the following equation:

(33)

ADC1out = floor (
$$\frac{V_{zero} + (V_{OP2} - V_{OPI}) * G}{V_{LSB}}$$
)

wherein the parameter $V_{\rm OP1}$ and $V_{\rm OP2}$ are the voltages at the inputs of the amplifier and G is the configured gain. The CSA output voltage $V_{\rm CSAout}$ = $(V_{\rm OP2}$ - $V_{\rm OP1})$ * G is centered around an offset voltage $V_{\rm Zero}$ which has the following dependency on the reference voltage $V_{\rm AREF}$ of ADC1:

(34)

$$V_{\text{Zero}} = 0.4 * V_{\text{AREF}}$$

The value of $V_{\rm AREF}$ is 5V @ 27 °C. $V_{\rm LSB}$ defined as follows:

(35)

$$V_{\rm LSB} = \frac{V_{\rm ref}}{1024}$$



28.4 Register Definition

The next chapter lists the configuration possibilities of the Current Sense Amplifier (CSA) which can be used for external current sensing.

Table 187 Amplifier Module Base Address List

Module	Base Address
CSA	48018000 _H

The base address of the module is the same as for the measurement unit (MU) as the current sense amplifier is a sub-block of the MU.

Table 188 Register Overview

Register Short Name	Register Long Name	Offset Address	Reset Value	
Register Definition				
CTRL	Operational Amplifier Control and Status	0C _H	0000 0000 _H	

The registers are addressed wordwise.

Operational Amplifier Control and Status

The following register consists of control and status bits. This Register is cleared by every reset.

The register is reset by RESET_TYPE_3.

CTRL						Off	set						Reset	t Value
Opera	tional A	Amplifier Co	ntrol a	nd Statı	us	00	Н						0000	0000 _H
31														16
31	T	1	1		Г	1 1		T	1	ı	T	ı	T	10
	1				1	Re	es			ı	ı		ı	
						r	•							
15					9	8	7				3	2	1	0
	1	Res	; ;	1	1	VZER O		1	Res	I I	ı	GA	AIN	EN
		r				rw			r			r	w	rw

Field	Bits	Туре	Description
Res	31:9	r	Reserved Always read as 0
VZERO	8	rw	Current Sense Output Selection 0 _B VOUT CSA output connected to ADC1 Ch1 1 _B VZERO voltage reference connected to ADC1 Ch1
Res	7:3	r	Reserved Always read as 0



Field	Bits	Туре	Description
GAIN	2:1	rw	Operational Amplifier Gain Setting 00 _B 10 Gain Factor 10 01 _B 20 Gain Factor 20 10 _B 40 Gain Factor 40 11 _B 60 Gain Factor 60
EN	0	rw	OPA Enable 0 _B DISABLE OPA switched off 1 _B ENABLE OPA switched on



Application Information

29 Application Information

29.1 BLDC Driver

Figure 229 shows the TLE987xQX in an electric drive application setup controlling a BLDC motor.

Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 229 Simplified Application Diagram Example

Note: This is a very simplified example of an application circuit and bill of materials. The function must be verified in the actual application.



Application Information

Table 189 External Components (BOM)

Symbol	Function	Component
C _{VS1}	Blocking capacitor at VS pin	≥ 100 nF Ceramic, ESR < 1 Ω
$\overline{C_{VS2}}$	Blocking capacitor at VS pin	> 2.2 µF Elco ¹⁾
C _{VDDP}	Blocking capacitor at VDDP pin	470 nF + 100 nF Ceramic, ESR < 1 Ω
C _{VDD_EXT}	Blocking capacitor at VDDEXT pin	100nF, Ceramic ESR < 1 Ω
C _{VDDC}	Blocking capacitor at VDDC pin	470 nF + 100 nF Ceramic, ESR < 1 Ω
C _{VAREF}	Blocking capacitor at VAREF pin	100 nF, Ceramic ESR < 1 Ω
$\overline{C_{LIN}}$	Standard C for LIN slave	220 pF
C _{VSD}	Filter C for charge pump end driver	1 μF
C _{CPS1}	Charge pump capacitor	220 nF
C _{CP2S}	Charge pump capacitor	220 nF
C _{VCP}	Charge pump capacitor	470 nF
C _{MON}	Filter C for ISO pulses	10 nF
C _{VDH}	Capacitor	3.3 nF
C _{PH1}	Capacitor	220 μF
C _{PH2}	Capacitor	220 μF
C _{PH3}	Capacitor	220 μF
C _{OPAFILT}	Capacitor	100 nF
C _{EMCP1}	Capacitor	1 nF
C _{EMCP2}	Capacitor	1 nF
C _{EMCP3}	Capacitor	1 nF
C _{PFILT1} , C _{PFILT2}	Capacitor	
R _{MON}	Resistor at MON pin	3.9 kΩ
R _{VSD}	Limitation of reverse current due to transient (-2V, 8ms) max. ratings of the VSD pin has to be met, alternatively the resistor shall be replaced by a diode	2 Ω
R_{VDH}	Resistor	1 kΩ
R_{GATE}	Resistor	2 Ω
R _{OPAFILT}	Resistor	12 Ω
R _{SH1}	Resistor	optional
R _{SH2}	Resistor	optional
R _{SH3}	Resistor	optional
L _{PFILT}		-
$\overline{D_{VS}}$	Reverse-polarity protection diode	_

¹⁾ The capacitor must be dimensioned so as to ensure that flash operations modifying the content of the flash are never interrupted (e.g. in case of power loss).

29.2 ESD Immunity According to IEC61000-4-2



Application Information

Note: Tests for ESD immunity according to IEC61000-4-2 "Gun test" (150pF, 330 Ω) has been performed. The results and test condition will be available in a test report.

Table 190 ESD "Gun Test"

Performed Test	Result	Unit	Remarks
ESD at pin LIN, versus GND ¹⁾	> 6	kV	²⁾ positive pulse
ESD at pin LIN, versus GND ¹⁾	< -6	kV	²⁾ negative pulse

¹⁾ESD test "ESD GUN" is specified with external components; see application diagram:

User's Manual 845 Rev. 1.3, 2017-06-27

 $C_{
m MON}$ = 100 nF, $R_{
m MON}$ = 1 k Ω , $C_{
m LIN}$ = 220 pF, $C_{
m VS}$ = >20 μ F ELCO + 100 nF ESR < 1 Ω , $C_{
m VSD}$ = 1 μ F, $R_{
m VSD}$ = 2 Ω .

²⁾ ESD susceptibility "ESD GUN" according to LIN EMC Test Specification, Section 4.3 (IEC 61000-4-2). To be tested by external test house (IBEE Zwickau)



Revision History

30 Revision History

Revision	Date	Changes
1.0	2015-06-02	Initial Release
1.1	2016-06-14	PLL Functional Description Normal Mode editorial changes
		Clock Tree figure updated
		MODPISEL1.GPT12CAPINB updated
		EXICON0.MON renamed to MON_Trig_Sel
		External Interrupt Control Registers editorial changes
		DMAIRC2.SSC1 renamed to SSC1RDY
		DMAIRC2.SSC2 renamed to SSC2RDY
		GPT12E.PISEL.ISCAPIN editorial changes
		CCU6.PISEL0.ISPOSx BEMF assigment corrected
		Chapter BEMF Comparators updated, figures and registers updated
		Register TRIM_DRVx updated, DRV_CCP_TIMMUL added (BF-Step)
1.2	2016-10-05	ADC2 IIR-Filter updated
		BEMF Comparator Interrupt Structure added
		ADC2.Ch4 (MON) interrupts routing to NMI supply interrupt
		SYS_SUPPLY_IRQ_CTRL.MON_OV_IE added
		SYS_SUPPLY_IRQ_CTRL.MON_UV_IE added
		SYS_SUPPLY_IRQ_STS.MON_OV_IS added
		SYS_SUPPLY_IRQ_STS.MON_UV_IS added
		SYS_SUPPLY_IRQ_STS.MON_OV_STS added
		SYS_SUPPLY_IRQ_STS.MON_OV_STS added
		Structure of PREWARN_SUP MON connection updated
		External Voltage Regulator 5.0V (VDDEXT) editorial changes
		Simplified Application Diagram Example reverse polarity simplified
		Timer 2 Module I/O Interface updated, P2.5 direction corrected
		ADC1 Trigger Selection CCU6.T13 and GPT12.T6 selection added
-		UART1 Module I/O Interface updated, P1.4 stated to be input and output
		UART2 Module I/O Interface updated, P1.2/TXD2 replaced by P1.1/TXD2
		Information about Re-enabling of VAREF added
		Bridge Driver Diagnosis editorial changes, IDISCHARGE_TRIM value corrected to 1
		CSA ADC Code Calculation formulars corrected
		Driver Module Block Diagram (incl. system connections) updated
		LIN Baud Rate Detection chapter reworked
		LINSCLR moved into UART chapter
		In chapter Hardware Reset the register link corrected
1.3	2017-06-27	User Manual generalized for the entire TLE987xQX family
		TLE987xQX product variants chapter added
		SYS_IS description for bit LIN_TMOUT_IS corrected
		In Table 158 the settings for channels 79 updated
		Table 140 was added to support proper synch break recognition
		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1



Revision History

Revision	Date	Changes
		ADC2.FILT_OUT0 and following, description updated
		SFRs Associated with Timer Block GPT1 updated
		SFRs Associated with Timer Block GPT2 updated
		Interrupt Node Assignment all figures updated
		Interrupt Flags Overview table updated
		Table 172, ADC2 default upper/lower thresholds updated (Grade1)
		Table 173, ADC2 default upper/lower thresholds updated (Grade0)
		SCON2 register removed, all information available in SCON register
		CSA Chapter 28.2 updated
		Figure 227 added, simplified internal CSA diagram
		ADC2 Figure 205 register naming updated
		PMU Sleep Mode Entry Timing figure updated
		PMU Sleep Mode LIN Wake-Up Timing figure updated
		PMU Stop Mode Entry Timing figure updated
		PMU VDDP figure updated
		PMU VDDC figure updated
		PMU Stop Mode Exit Timing figured updated
		PMU Timing Diagram for Cyclic Sense figure updated
		SCU PLL Block Diagram updated
		SCU Clock Tree, DMA added
		SCUPM Block diagram of CGU including Clock Watchdogs updated
		Information about Re-enabling of VAREF updated
		ADC1 Trigger Selection GPT12.T6 selection corrected
		GPT12E Table 97 for Capture Mode added
		P1_OD register population updated
		Alternate Function Map for GPIOs added
		DMA Registers, descriptions updated:
		DMAIEN1, DMAIEN2, DMASRCCLR, DMASRCSEL2, DMAIRC1,
		DMAIRC1CLR, DMAIRC2, DMAIRC2CLR

Edition 2017-06-27

Published by Infineon Technologies AG 81726 Munich, Germany © 2017 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.