



Features

- Advanced Process Technology
- Ultra Low On-Resistance
- Logic Level Gate Drive
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to Tjmax
- Lead-Free, RoHS Compliant
- Automotive Qualified *



HEXFET® Power MOSFET

V_{DSS}	60V
$R_{DS(on)}$ typ.	1.9mΩ
	2.4mΩ
I_D (Silicon Limited)	270A①
I_D (Package Limited)	195A



G	D	S
Gate	Drain	Source

Description

Specifically designed for Automotive applications, this HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other applications

Base part number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
AUIRLS3036	D²-Pak	Tube	50	AUIRLS3036
		Tape and Reel Left	800	AUIRLS3036TRL

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature (TA) is 25°C, unless otherwise specified.

Symbol	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Silicon Limited)	270A①	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Silicon Limited)	190	
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$ (Package Limited)	195	
I_{DM}	Pulsed Drain Current ②	1100	
$P_D @ T_C = 25^\circ C$	Maximum Power Dissipation	380	W
	Linear Derating Factor	2.5	W/°C
V_{GS}	Gate-to-Source Voltage	± 16	V
E_{AS}	Single Pulse Avalanche Energy (Thermally Limited) ③	290	mJ
I_{AR}	Avalanche Current ②	See Fig.14,15, 22a, 22b	A
E_{AR}	Repetitive Avalanche Energy ②		mJ
dv/dt	Peak Diode Recovery ④	8.0	V/ns
T_J	Operating Junction and	-55 to + 175	°C
T_{STG}	Storage Temperature Range		
	Soldering Temperature, for 10 seconds (1.6mm from case)		

Thermal Resistance

Symbol	Parameter	Typ.	Max.	Units
$R_{\theta JC}$	Junction-to-Case ⑨⑩	—	0.4	°C/W
$R_{\theta JA}$	Junction-to-Ambient (PCB Mount) ⑧	—	40	

HEXFET® is a registered trademark of Infineon.

*Qualification standards can be found at www.infineon.com

Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
$V_{(\text{BR})\text{DSS}}$	Drain-to-Source Breakdown Voltage	60	—	—	V	$V_{GS} = 0V, I_D = 250\mu\text{A}$
$\Delta V_{(\text{BR})\text{DSS}}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	0.061	—	V/ $^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 5\text{mA}$ ②
$R_{DS(\text{on})}$	Static Drain-to-Source On-Resistance	—	1.9	2.4	$\text{m}\Omega$	$V_{GS} = 10V, I_D = 165\text{A}$ ⑤
		—	2.2	2.8		$V_{GS} = 4.5V, I_D = 140\text{A}$ ⑤
$V_{GS(\text{th})}$	Gate Threshold Voltage	1.0	—	2.5	V	$V_{DS} = V_{GS}, I_D = 250\mu\text{A}$
gfs	Forward Trans conductance	340	—	—	S	$V_{DS} = 10V, I_D = 165\text{A}$
$R_{G(\text{Int})}$	Internal Gate Resistance	—	2.0	—	Ω	
I_{DSS}	Drain-to-Source Leakage Current	—	—	20	μA	$V_{DS} = 60V, V_{GS} = 0V$
		—	—	250		$V_{DS} = 60V, V_{GS} = 0V, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 16V$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -16V$

Dynamic Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)







Q_g	Total Gate Charge	—	91	140	nC	$I_D = 165\text{A}$ $V_{DS} = 30V$ $V_{GS} = 4.5V$ ⑤
Q_{gs}	Gate-to-Source Charge	—	31	—		
Q_{gd}	Gate-to-Drain Charge	—	51	—		
Q_{sync}	Total Gate Charge Sync. ($Q_g - Q_{gd}$)	—	40	—		
$t_{d(on)}$	Turn-On Delay Time	—	66	—	ns	$V_{DD} = 39V$ $I_D = 165\text{A}$ $R_G = 2.1\Omega$ $V_{GS} = 4.5V$ ⑤
t_r	Rise Time	—	220	—		
$t_{d(off)}$	Turn-Off Delay Time	—	110	—		
t_f	Fall Time	—	110	—		
C_{iss}	Input Capacitance	—	11210	—	pF	$V_{GS} = 0V$ $V_{DS} = 50V$ $f = 1.0\text{MHz}$
C_{oss}	Output Capacitance	—	1020	—		
C_{rss}	Reverse Transfer Capacitance	—	500	—		
$C_{oss \text{ eff. (ER)}}$	Effective Output Capacitance (Energy Related)	—	1430	—		$V_{GS} = 0V, V_{DS} = 0V \text{ to } 48V$ ⑦
$C_{oss \text{ eff. (TR)}}$	Effective Output Capacitance (Time Related)	—	1880	—		$V_{GS} = 0V, V_{DS} = 0V \text{ to } 48V$ ⑥

Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_s	Continuous Source Current (Body Diode)	—	—	270 ①	A	MOSFET symbol showing the integral reverse p-n junction diode.
	Pulsed Source Current (Body Diode) ②	—	—	1100		
V_{SD}	Diode Forward Voltage	—	—	1.3	V	$T_J = 25^\circ\text{C}, I_S = 165\text{A}, V_{GS} = 0V$ ⑤
t_{rr}	Reverse Recovery Time	—	62	—	ns	$T_J = 25^\circ\text{C}$ $V_{DD} = 51V$
		—	66	—		$T_J = 125^\circ\text{C}$ $I_F = 165\text{A}$,
Q_{rr}	Reverse Recovery Charge	—	310	—	nC	$T_J = 25^\circ\text{C}$ $di/dt = 100\text{A}/\mu\text{s}$ ⑤
		—	360	—		$T_J = 125^\circ\text{C}$
I_{RRM}	Reverse Recovery Current	—	4.4	—	A	$T_J = 25^\circ\text{C}$
t_{on}	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by $L_S + L_D$)				

Notes:

- ① Calculated continuous current based on maximum allowable junction temperature. Bond wire current limit is 195A. Note that current limitations arising from heating of the device leads may occur with some lead mounting arrangements.
- ② Repetitive rating; pulse width limited by max. junction temperature.
- ③ Limited by $T_{J\text{max}}$, starting $T_J = 25^\circ\text{C}$, $L = 0.021\text{mH}$, $R_G = 25\Omega$, $I_{AS} = 165\text{A}$, $V_{GS} = 10V$. Part not recommended for use above this value.
- ④ $I_{SD} \leq 165\text{A}$, $di/dt \leq 430\text{A}/\mu\text{s}$, $V_{DD} \leq V_{(\text{BR})\text{DSS}}$, $T_J \leq 175^\circ\text{C}$.
- ⑤ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
- ⑥ $C_{oss \text{ eff. (TR)}}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ⑦ $C_{oss \text{ eff. (ER)}}$ is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- ⑧ When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994
- ⑨ R_θ is measured at T_J approximately 90°C .
- ⑩ $R_{\theta JC}$ value shown is at time zero.


Fig. 1 Typical Output Characteristics

Fig. 2 Typical Output Characteristics

Fig. 3 Typical Transfer Characteristics

Fig. 4 Normalized On-Resistance vs. Temperature

Fig 5. Typical Capacitance vs. Drain-to-Source Voltage

Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 7 Typical Source-to-Drain Diode




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 10. Drain-to-Source Breakdown Voltage




Fig 11. Typical Coss Stored Energy




Fig 12. Maximum Avalanche Energy vs. Drain Current




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case





Fig 14. Avalanche Current vs. Pulse width



Notes on Repetitive Avalanche Curves , Figures 14, 15:

(For further info, see AN-1005 at www.infineon.com)

1. Avalanche failures assumption:
Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{jmax} . This is validated for every part type.
 2. Safe operation in Avalanche is allowed as long as T_{jmax} is not exceeded.
 3. Equation below based on circuit and waveforms shown in Figures 22a, 22b.
 4. $P_D(\text{ave})$ = Average power dissipation per single avalanche pulse.
 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
 6. I_{av} = Allowable avalanche current.
 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 13, 14).
- tav = Average time in avalanche.
 D = Duty cycle in avalanche = $tav \cdot f$
 $Z_{thJC}(D, tav)$ = Transient thermal resistance, see Figures 13)

$$P_{D(\text{ave})} = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T / Z_{thJC}$$

$$I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$$

$$E_{AS(AR)} = P_{D(\text{ave})} \cdot t_{av}$$

Fig 15. Maximum Avalanche Energy vs. Temperature




Fig. 16. Threshold Voltage vs. Temperature




Fig. 17 - Typical Recovery Current vs. $\frac{di_F}{dt}$




Fig. 18 - Typical Recovery Current vs. $\frac{di_F}{dt}$




Fig. 19 - Typical Stored Charge vs. $\frac{di_F}{dt}$




Fig. 20 - Typical Stored Charge vs. $\frac{di_F}{dt}$




Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23a. Switching Time Test Circuit




Fig 23b. Switching Time Waveforms




Fig 24a. Gate Charge Test Circuit






Fig 24b. Gate Charge Waveform

D²Pak (TO-263AB) Package Outline (Dimensions are shown in millimeters (inches))

SYMBOL	DIMENSIONS				NOTES	
	MILLIMETERS		INCHES			
	MIN.	MAX.	MIN.	MAX.		
A	4.06	4.83	.160	.190		
A1	0.00	0.254	.000	.010		
b	0.51	0.99	.020	.039		
b1	0.51	0.89	.020	.035	5	
b2	1.14	1.78	.045	.070		
b3	1.14	1.73	.045	.068	5	
c	0.38	0.74	.015	.029		
c1	0.38	0.58	.015	.023	5	
c2	1.14	1.65	.045	.065		
D	8.38	9.65	.330	.380	3	
D1	6.86	—	.270	—	4	
E	9.65	10.67	.380	.420	3,4	
E1	6.22	—	.245	—	4	
e	2.54	BSC	.100	BSC		
H	14.61	15.88	.575	.625		
L	1.78	2.79	.070	.110		
L1	—	1.68	—	.066	4	
L2	—	1.78	—	.070		
L3	0.25	BSC	.010	BSC		

LEAD ASSIGNMENTS

DIODES


- 1.- ANODE (TWO DIE) / OPEN (ONE DIE)
2. 4.- CATHODE
- 3.- ANODE

HEXFET



- 1.- GATE
2. 4.- DRAIN
- 3.- SOURCE

IGRTs, CoPACK

- 1.- GATE
2. 4.- COLLECTOR
- 3.- Emitter

D²Pak (TO-263AB) Part Marking Information

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

D²Pak (TO-263AB) Tape & Reel Information (Dimensions are shown in millimeters (inches))**NOTES :**

1. COMFORMS TO EIA-418.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION MEASURED @ HUB.
4. INCLUDES FLANGE DISTORTION @ OUTER EDGE.

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

Qualification Information

Qualification Level		Automotive (per AEC-Q101)	
		Comments: This part number(s) passed Automotive qualification. Infineon's Industrial and Consumer qualification level is granted by extension of the higher Automotive level.	
Moisture Sensitivity Level		D ² -Pak	MSL1
ESD	Machine Model	Class M4 (+/- 800V) [†] AEC-Q101-002	
	Human Body Model	Class H3A (+/- 6000V) [†] AEC-Q101-001	
	Charged Device Model	Class C5 (+/- 2000V) [†] AEC-Q101-005	
RoHS Compliant		Yes	

[†] Highest passing voltage.

Revision History

Date	Comments
4/2/2014	<ul style="list-style-type: none"> • Added "Logic Level Gate Drive" bullet in the features section on page 1 • Updated package outline on page 8. • Updated typo on the fig.19 and fig.20, unit of y-axis from "A" to "nC" on page 6. • Updated data sheet with new IR corporate template
11/4/2015	<ul style="list-style-type: none"> • Updated datasheet with corporate template • Corrected ordering table on page 1.

Published by

Infineon Technologies AG

81726 München, Germany

© Infineon Technologies AG 2015

All Rights Reserved.

IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.