



HIGH PERFORMANCE BYTE ORGANIZED ROMS

Features

- Eight JEDEC Standard Versions:

IMP23064	28 Pin	64K	(8,192 word × 8 Bit)
IMP23128	28 Pin	128K	(16,384 word × 8 Bit)
IMP23256	28 Pin	256K	(32,768 word × 8 Bit)
IMP23512	28 Pin	512K	(65,536 word × 8 Bit)
IMP23100	28 Pin	1Meg	(131,072 word × 8 Bit)
IMP23101	32 Pin	1Meg	(131,072 word × 8 Bit)
IMP23201	32 Pin	2Meg	(262,144 word × 8 Bit)
IMP23401	32 Pin	4Meg	(524,288 word × 8 Bit)
- Very Fast Access Times:

From Chip Enable	100 ns
From Any Address	90 ns
From Output Enable	50 ns
- Single +5 Volt Power Supply
- Low Power Supply Current (worst case):

	$t_{AA} < 190ns$	$t_{AA} = 190ns$
Operating Current	50 mA	45 mA
Standby Current	7 mA	5 mA
- Class 2 (2,000 volt) ESD Protection
- Programmable Active Level on Select Output Enable Pins for Maximum System Flexibility. See Figure 1.
- Available in both Standard Dual In-Line and Surface Mount Packages
- Automatic Low-Power Standby Mode initiated by Chip Enable going to Non-select Mode
- Complete Latch-up Immunity on all Pins
- DC Noise Immunity:

Guaranteed	400 mV
Typical	> 1 Volt
- Expandable Design Hierarchy and Common Process provide Simplified IMP23000 Series Family Qualification




Fig. 1 Block Diagram

Note: Select control circuit pins input pins are not programmable on some devices.

Packaging Options

IMP P/N	28 PDIP	32 PDIP	32 PLCC
IMP23064	•		•
IMP23128	•		•
IMP23256	•		•
IMP23512	•		•
IMP23100	•		
IMP23101		•	•
IMP23201		•	•
IMP23401		•	•

Alternate Packages Available



HIGH PERFORMANCE BYTE ORGANIZED ROMS

Absolute Maximum Ratings

Ambient Operating Temperature	-10 to +80°C
Storage Temperature	-65 to +150°C
Supply Voltage to Ground Potential	-0.5 to +7.0 V
Applied Output Voltage	-0.5 to +7.0 V
Applied Input Voltage	-0.5 to +7.0 V
Power Dissipation	1.0 W

Stress above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Capacitance: $T_A = 25^\circ\text{C}$, $f = 1.0\text{ MHz}$, Note 5

Symbol	Parameter	Min	Max	Unit	Conditions
C_I	Input Capacitance	—	5	pF	$V_{IN} = 0\text{ V}$
C_O	Output Capacitance	—	5	pF	$V_{OUT} = 0\text{ V}$

DC Characteristics: $T_A = 0\text{ to }+70^\circ\text{C}$, $V_{CC} = +5\text{ V} \pm 10\%$

Symbol	Parameter	Min	Max	Unit	Conditions
V_{OH}	Output HIGH Voltage	2.4	V_{CC}	V	$I_{OH} = -1.0\text{ mA}$
V_{OL}	Output LOW Voltage	—	0.4	V	$I_{OL} = 3.2\text{ mA}$
V_{IH}	Input HIGH Voltage	2.0	V_{CC}	V	
V_{IL}	Input LOW Voltage	-0.5	0.8	V	
I_{LI}	Input Leakage Current	—	1	μA	$V_{IN} = 0\text{ V to }V_{CC}$
I_{LO}	Output Leakage Current	—	1	μA	$V_{OUT} = 0\text{ V to }V_{CC}$
I_{CC}	Operating Supply Current	-19 only	45	mA	Note 1
I_{CC}	Operating Supply Current	-14, -11, -9	50	mA	Note 1
I_{SB}	Standby Supply Current	-19 only	5	mA	$\overline{CE} = V_{IH}$
I_{SB}	Standby Supply Current	-14, -11, -9	7	mA	$\overline{CE} = V_{IH}$
I_{OS}	Output Short Circuit Current	—	70	mA	Note 2

AC Characteristics: $T_A = 0\text{ to }+70^\circ\text{C}$, $V_{CC} = +5\text{ V} \pm 10\%$

Symbol	Parameter	-9		-11		-14		-19		Units	Conditions
		Min	Max	Min	Max	Min	Max	Min	Max		
t_{AA}	Address Access Time	—	90	—	110	—	140	—	190	ns	
t_{OH}	Output Hold After Address Change	10	—	10	—	10	—	10	—	ns	
t_{ACE}	Chip Enable Access Time	—	100	—	120	—	150	—	200	ns	
t_{AOE}	Output Enable Access Time	—	45	—	50	—	60	—	75	ns	
t_{LZ}	Output LOW Z Delay	10	—	10	—	10	—	10	—	ns	Note 3
t_{HZ}	Output HIGH Z Delay	—	40	—	40	—	50	—	65	ns	Note 4
t_{PU}	Power-Up Time	0	—	0	—	0	—	0	—	ns	
t_{PD}	Power-Down Time	—	40	—	40	—	50	—	65	ns	

Notes


- Measured with device selected and outputs unloaded.
- For a duration not to exceed 30 seconds.
- Output LOW impedance delay (t_{LZ}) is measured from \overline{CE} or \overline{OE} going active.
- Output HIGH impedance delay (t_{HZ}) is measured from \overline{CE} or \overline{OE} going inactive.
- This parameter is periodically sampled and is not 100% tested.




HIGH PERFORMANCE BYTE ORGANIZED ROMS

Timing Diagrams

Propagation Delay From Address ($\overline{CE}/\overline{OE} = \text{Active}$)



Propagation Delay From Chip Enable or Output Enable (Address Valid)



AC Test Conditions

Input Pulse Levels	0.4 to 2.4 V
Input Rise and Fall Times	10 ns
Input Timing Level	1.5 V
Output Timing Level	1.5 V
Output Load	See Figure 2




Fig. 2 AC Test Output Load Condition




IMP23064 (64K) BYTE ORGANIZED HIGH PERFORMANCE ROMS

Features

- JEDEC Standard Version
- Very High Speed Access Times:
 - From Chip Enable 100 ns
 - From Any Address 90 ns
 - From Output Enable 50 ns
- Low Power Supply Current (worst case):

	$t_{AA} < 190\text{ns}$	$t_{AA} = 190\text{ns}$
Operating Current	50 mA	45 mA
Standby Current	7 mA	5 mA
- Single +5 Volt Power Supply
- Class 2 (2,000 volt) ESD Protection
- Programmable Chip and Output Enable Pins for Maximum System Flexibility
- Available in Both Standard Dual In-Line and Surface Mount Packages
- Complete Latch-Up Immunity On All Pins
- DC Noise Immunity:
 - Guaranteed 400 mV
 - Typical > 1 Volt
- Expandable Design Hierarchy and Common Process Provides Simplified IMP23000 Family Qualification

Block Diagram




Description

The IMP23064 is an 8192 word \times 8 bits mask programmable read only memory device. The IMP23064 is a byte-wide compatible JEDEC standard pin configuration encapsulated in a plastic 28 pin dual-in-line or 32 pin leaded chip carrier (PLCC) package. IMP23064 devices offer selectable address access times including 190, 140, 110, and 90 ns while realizing low power consumption.


The IMP23064 is fabricated utilizing IMP's advanced RMOS™ design and process methodology to achieve superior speed and power performance. IMP's high performance memories are compatible with battery and non-battery operated systems. The IMP23064 memory capacity is ideally suited for storing printer control programs, personal and micro computer bias programs, and video game software.

Package Configurations:

Plastic 28 PDIP



Plastic 32 PLCC



Pin Nomenclature

- A₀-A₆ Column Address Inputs
- A₇-A₁₂ Row Address Inputs
- OE Output Enable Input (High)
- $\overline{\text{OE}}$ Output Enable Input (Low)
- CE Chip Enable Input (Low)
- NC No Connect



IMP23128 (128K) BYTE ORGANIZED HIGH PERFORMANCE ROMS

Features

- JEDEC Standard Version
- Very High Speed Access Times:
 - From Chip Enable 100 ns
 - From Any Address 90 ns
 - From Output Enable 50 ns
- Low Power Supply Current (worst case):

	$t_{AA} < 190\text{ns}$	$t_{AA} = 190\text{ns}$
Operating Current	50 mA	45 mA
Standby Current	7 mA	5 mA
- Single +5 Volt Power Supply
- Class 2 (2,000 volt) ESD Protection
- Programmable Chip and Output Enable Pins for Maximum System Flexibility
- Available in Both Standard Dual In-Line and Surface Mount Packages
- Complete Latch-Up Immunity On All Pins
- DC Noise Immunity:
 - Guaranteed 400 mV
 - Typical > 1 Volt
- Expandable Design Hierarchy and Common Process Provides Simplified IMP23000 Family Qualification



Description

The IMP23128 is a 16,384 word × 8 bits mask programmable read only memory device. The IMP23128 is a byte-wide compatible JEDEC standard pin configuration encapsulated in a plastic 28 pin dual-in-line or 32 pin leaded chip carrier (PLCC) package. IMP23128 devices offer selectable address access times including 190, 140, 110, and 90 ns while realizing low power consumption.


The IMP23128 is fabricated utilizing IMP's advanced RMOS™ design and process methodology to achieve superior speed and power performance. IMP's high performance memories are compatible with battery and non-battery operated systems. The IMP23128 memory capacity is ideally suited for storing printer control programs, personal and micro computer bias programs, disk drive control data, and video game software.

Package Configurations:

Block Diagram



Plastic 32 PLCC



Pin Nomenclature

- A₀-A₆ Column Address Inputs
- A₇-A₁₃ Row Address Inputs
- OE Output Enable Input (High)
- \overline{OE} Output Enable Input (Low)
- \overline{CE} Chip Enable Input (Low)
- NC No Connect




IMP23256 (256K) BYTE ORGANIZED HIGH PERFORMANCE ROMS

Features

- JEDEC Standard Version
- Very High Speed Access Times:
 - From Chip Enable 100 ns
 - From Any Address 90 ns
 - From Output Enable 50 ns
- Low Power Supply Current (worst case):

	$t_{AA} < 190\text{ns}$	$t_{AA} = 190\text{ns}$
Operating Current	50 mA	45 mA
Standby Current	7 mA	5 mA
- Single +5 Volt Power Supply
- Class 2 (2,000 volt) ESD Protection
- Programmable Chip and Output Enable Pins for Maximum System Flexibility
- Available in Both Standard Dual In-Line and Surface Mount Packages
- Complete Latch-Up Immunity On All Pins
- DC Noise Immunity:
 - Guaranteed 400 mV
 - Typical > 1 Volt
- Expandable Design Hierarchy and Common Process Provides Simplified IMP23000 Family Qualification

Block Diagram




Description

The IMP23256 is a 32,768 word \times 8 bits mask programmable read only memory device. The IMP23256 is a byte-wide compatible JEDEC standard pin configuration encapsulated in a plastic 28 pin dual-in-line or 32 pin leaded chip carrier (PLCC) package. IMP23256 devices offer selectable address access times including 190, 140, 110, and 90 ns while realizing low power consumption.


The IMP23256 is fabricated utilizing IMP's advanced RMOS™ design and process methodology to achieve superior speed and power performance. IMP's high performance memories are compatible with battery and non-battery operated systems. The IMP23256 memory capacity is ideally suited for storing printer control programs, personal and micro computer bias programs, disk drive control data, and video game software.

Package Configurations:

Plastic 28 PDIP



Plastic 32 PLCC



Pin Nomenclature

- | | | | |
|---------------------------------|----------------------------|-----------------|---------------------------|
| A ₀ -A ₆ | Column Address Inputs | \overline{OE} | Output Enable Input (Low) |
| A ₇ -A ₁₄ | Row Address Inputs | \overline{CE} | Chip Enable Input (Low) |
| OE | Output Enable Input (High) | NC | No Connect |



IMP23512 (512K) BYTE ORGANIZED HIGH PERFORMANCE ROMS

Features

- JEDEC Standard Version
- Very High Speed Access Times:
 - From Chip Enable 100 ns
 - From Any Address 90 ns
 - From Output Enable 50 ns
- Low Power Supply Current (worst case):

	$t_{AA} < 190\text{ns}$	$t_{AA} = 190\text{ns}$
Operating Current	50 mA	45 mA
Standby Current	7 mA	5 mA
- Single +5 Volt Power Supply
- Class 2 (2,000 volt) ESD Protection
- Programmable Chip and Output Enable Pins for Maximum System Flexibility
- Available in Both Standard Dual In-Line and Surface Mount Packages
- Complete Latch-Up Immunity On All Pins
- DC Noise Immunity:
 - Guaranteed 400 mV
 - Typical > 1 Volt
- Expandable Design Hierarchy and Common Process Provides Simplified IMP23000 Family Qualification


Description

The IMP23512 is a 65,536 word \times 8 bits mask programmable read only memory device. The IMP23512 is a byte-wide compatible JEDEC standard pin configuration encapsulated in a plastic 28 pin dual-in-line or 32 pin leaded chip carrier (PLCC) package. IMP23512 devices offer selectable address access times including 190, 140, 110, and 90 ns while realizing low power consumption.


The IMP23512 is fabricated utilizing IMP's advanced RMOSTM design and process methodology to achieve superior speed and power performance. IMP's high performance memories are compatible with battery and non-battery operated systems. The IMP23512 memory capacity is ideally suited for storing printer control programs, personal and micro computer bias programs, disk drive control data, and video game software.

Package Configurations:


Plastic 28 PDIP



Plastic 32 PLCC



Block Diagram



Pin Nomenclature

- | | |
|--|---|
| A ₀ -A ₆ Column Address Inputs | \overline{OE} Output Enable Input (Low) |
| A ₇ -A ₁₅ Row Address Inputs | \overline{CE} Chip Enable Input (Low) |
| OE Output Enable Input (High) | NC No Connect |



IMP23100 (1024K) BYTE ORGANIZED HIGH PERFORMANCE ROMS

Features

- JEDEC Standard Version
- Very High Speed Access Times:
 - From Chip Enable 100 ns
 - From Any Address 90 ns
 - From Output Enable 50 ns
- Low Power Supply Current (worst case):

	$t_{AA} < 190\text{ns}$	$t_{AA} = 190\text{ns}$
Operating Current	50 mA	45 mA
Standby Current	7 mA	5 mA
- Single +5 Volt Power Supply
- Class 2 (2,000 volt) ESD Protection
- Programmable Chip and Output Enable Pins for Maximum System Flexibility
- Available in Both Standard Dual In-Line and Surface Mount Packages
- Complete Latch-Up Immunity On All Pins
- DC Noise Immunity:
 - Guaranteed 400 mV
 - Typical > 1 Volt
- Expandable Design Hierarchy and Common Process Provides Simplified IMP23000 Family Qualification


Description

The IMP23100 is a 131,072 word \times 8 bits mask programmable read only memory device. The IMP23100 is a byte-wide compatible JEDEC standard pin configuration encapsulated in a plastic 28 pin dual-in-line package. IMP23100 devices offer selectable address access times including 190, 140, 100, and 90 ns while realizing low power consumption.


The IMP23100 is fabricated utilizing IMP's advanced RMOS™ design and process methodology to achieve superior speed and power performance. IMP's high performance memories are compatible with battery and non-battery operated systems. The IMP23100 memory capacity is ideally suited for storing application program software, printer control and font programs, graphic look-up tables and video game software.

Package Configurations:

Plastic 28 PDIP



Block Diagram



Pin Nomenclature

- | | | | |
|---------------------------------|----------------------------|------------------------|---------------------------|
| A ₀ -A ₆ | Column Address Inputs | $\overline{\text{OE}}$ | Output Enable Input (Low) |
| A ₇ -A ₁₆ | Row Address Inputs | $\overline{\text{CE}}$ | Chip Enable Input (Low) |
| OE | Output Enable Input (High) | NC | No Connect |



IMP23101 (1024K) BYTE ORGANIZED HIGH PERFORMANCE ROMS

Features

- JEDEC Standard Version
- Very High Speed Access Times:
 - From Chip Enable 100 ns
 - From Any Address 90 ns
 - From Output Enable 50 ns
- Low Power Supply Current (worst case):

	$t_{AA} < 190\text{ns}$	$t_{AA} = 190\text{ns}$
Operating Current	50 mA	45 mA
Standby Current	7 mA	5 mA
- Single +5 Volt Power Supply
- Class 2 (2,000 volt) ESD Protection
- Programmable Chip and Output Enable Pins for Maximum System Flexibility
- Available in Both Standard Dual In-Line and Surface Mount Packages
- Complete Latch-Up Immunity On All Pins
- DC Noise Immunity:
 - Guaranteed 400 mV
 - Typical > 1 Volt
- Expandable Design Hierarchy and Common Process Provides Simplified IMP23000 Family Qualification


Description

The IMP23101 is a 131,072 word \times 8 bits mask programmable read only memory device. The IMP23101 is a byte-wide compatible JEDEC standard pin configuration encapsulated in a plastic 32 pin dual-in-line or leaded chip carrier (PLCC) package. IMP23101 devices offer selectable access times including 190, 140, 110, and 90 ns while realizing low power consumption.


The IMP23101 is fabricated utilizing IMP's advanced RMOS™ design and process methodology to achieve superior speed and power performance. IMP's high performance memories are compatible with battery and non-battery operated systems. The IMP23101 memory capacity is ideally suited for storing application program software, printer control and font programs, graphic look-up tables and video game software.

Package Configurations:


Plastic 32 PDIP



Block Diagram



Plastic 32 PLCC



Pin Nomenclature

- A₀-A₆ Column Address Inputs
- A₇-A₁₆ Row Address Inputs
- OE Output Enable Input (High)
- $\overline{\text{OE}}$ Output Enable Input (Low)
- NC No Connect



IMP23201 (2048K) BYTE ORGANIZED HIGH PERFORMANCE ROMS

Features


- JEDEC Standard Version
- Very High Speed Access Times:

From Chip Enable	100 ns
From Any Address	90 ns
From Output Enable	50 ns
- Low Power Supply Current (worst case):

	$t_{AA} < 190\text{ns}$	$t_{AA} = 190\text{ns}$
Operating Current	50 mA	45 mA
Standby Current	7 mA	5 mA
- Single +5 Volt Power Supply
- Class 2 (2,000 volt) ESD Protection
- Programmable Chip and Output Enable Pins for Maximum System Flexibility
- Available in Both Standard Dual In-Line and Surface Mount Packages
- Complete Latch-Up Immunity On All Pins
- DC Noise Immunity:

Guaranteed	400 mV
Typical	> 1 Volt
- Expandable Design Hierarchy and Common Process Provides Simplified IMP23000 Family Qualification

Block Diagram




Description

The IMP23201 is a 262,144 word \times 8 bits mask programmable read only memory device. The IMP23201 is a byte-wide compatible JEDEC standard pin configuration encapsulated in a plastic 32 pin dual-in-line or leaded chip carrier (PLCC) package. IMP23201 devices offer selectable access times including 190, 140, 110, and 90 ns while realizing low power consumption.


The IMP23201 is fabricated using IMP's advanced RMOS™ design and process methodology to achieve superior speed and power performance. IMP's high performance memories are compatible with battery and non-battery operated systems. The IMP23201 memory capacity is ideally suited for storing application program software, printer control and font programs, graphic look-up tables, dictionary/thesaurus software, digital music waveforms, and video game software.

Package Configurations:

Plastic 32 PDIP



Plastic 32 PLCC



Pin Nomenclature

- A₀-A₆ Column Address Inputs
- A₇-A₁₇ Row Address Inputs
- OE Output Enable Input (High)
- $\overline{\text{OE}}$ Output Enable Input (Low)
- NC No Connect



IMP23401 (4096K) BYTE ORGANIZED HIGH PERFORMANCE ROMS

Features


- JEDEC Standard Version
- Very High Speed Access Times:

From Chip Enable	100 ns
From Any Address	90 ns
From Output Enable	50 ns
- Low Power Supply Current (worst case):

	$t_{AA} < 190\text{ns}$	$t_{AA} = 190\text{ns}$
Operating Current	50 mA	45 mA
Standby Current	7 mA	5 mA
- Single +5 Volt Power Supply
- Class 2 (2,000 volt) ESD Protection
- Programmable Chip and Output Enable Pins for Maximum System Flexibility
- Available in Both Standard Dual In-Line and Surface Mount Packages
- Complete Latch-Up Immunity On All Pins
- DC Noise Immunity:

Guaranteed	400 mV
Typical	> 1 Volt
- Expandable Design Hierarchy and Common Process Provides Simplified IMP23000 Family Qualification

Block Diagram




Description

The IMP23401 is a 524,288 word \times 8 bits mask programmable read only memory device. The IMP23401 is a byte-wide compatible JEDEC standard pin configuration encapsulated in a plastic 32 pin dual-in-line or leaded chip carrier (PLCC) package. IMP23401 devices offer selectable access times including 190, 140, 110, and 90 ns while realizing low power consumption.


The IMP23401 is fabricated using IMP's advanced RMOS™ design and process methodology to achieve superior speed and power performance. IMP's high performance memories are compatible with battery and non-battery operated systems. The IMP23401 memory capacity is ideally suited for storing application program software, printer control and font programs, graphic look-up tables, dictionary/thesaurus software, digital music waveforms, computer operating system programs, and video game software.

Package Configurations:

Plastic 32 PDIP



Plastic 32 PLCC




Pin Nomenclature

- | | |
|--|---|
| A ₀ -A ₇ Column Address Inputs | \overline{OE} Output Enable Input (Low) |
| A ₈ -A ₁₈ Row Address Inputs | \overline{CE} Chip Enable Input (Low) |
| OE Output Enable Input (High) | NC No Connect |



23000 SERIES PACKAGE OUTLINE DRAWINGS

Plastic Dual In-Line (PDIP) .300 Width



NOTE: 1, 2, 3, 8, 12

SYMBOL	NOTE	DIMENSIONS IN INCHES		DIMENSIONS IN MILLIMETERS		SYMBOL	NOTE	DIMENSIONS IN INCHES		DIMENSIONS IN MILLIMETERS	
		MIN	MAX	MIN	MAX			MIN	MAX	MIN	MAX
A	4,11	—	.210	—	5.33	E	6	.300	.325	7.62	8.25
A1	4	.015	—	.39	—	E1	5	.240	.280	6.10	7.11
A2		.115	.195	2.93	4.95	e		.100 BSC		2.54 BSC	
B	10	.014	.022	.356	.558	eA		.300 BSC		7.62 BSC	
B1	9	.045	.070	1.15	1.77	eB	7	—	.430	—	10.92
C		.008	.015	.204	.381	L	4	.115	.160	2.93	4.06
D1		.005	—	.13	—						
NUMBER OF LEADS											
D	28	1.380	1.565	35.1	38.7	D	32	1.560	1.745	39.6	44.3


NOTES

- Controlling Dimensions. INCH
In case of conflict between the English and metric dimensions, the inch dimensions control.
- Dimensioning and tolerating per ANSI Y14.5M-1982.
- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of JEDEC Publication No. 95.
- Dimensions A, A1, and L are measured with the package seated in JEDEC Seating Plane Gauge GS-3.
- D and E1 dimensions for plastic packages, do not include mold flash or protrusions. Mold flash or protrusions shall not exceed .010 inch (0.25 mm).
- E and eA measured with the leads constrained to be perpendicular to plane T.
- eB and eC are measured at the lead tips with the loads unconstrained. eC must be zero or greater.
- N is the number of terminal positions.
- Corner leads (1, N, N/2, and N/2+1) may be configured as half leads.
- Pointed versus rounded lead tips are preferred to ease insertion.
- For automatic insertion, any raised irregularity on the top surface (step, mesa, etc.) shall be symmetrical about the lateral and longitudinal package centerlines.
- The package outline applies to devices in plastic packages.



23000 SERIES PACKAGE OUTLINE DRAWINGS

Plastic Leaded Chip Carrier (PLCC)



For additional information, refer to JEDEC drawing MO-052AE.

Variations (Dimensions in Inches)

SYMBOL	AE		NOTE
	MIN	MAX	
A	.100	.140	
A ₁	.060	.095	
D	.485	.495	
D ₁	.447	.453	7
D ₂	.390	.430	
D ₃	.300 REF.		
E	.585	.595	
E ₁	.547	.553	7
E ₂	.490	.530	
E ₃	.400 REF.		
N	32		
ND	7		8
NE	9		8
DP	.130	.205	

Variations (Dimensions in Millimeters)

SYMBOL	AE		NOTE
	MIN	MAX	
A	2.450	3.556	
A ₁	1.524	2.413	
D	12.319	12.573	
D ₁	11.354	11.506	7
D ₂	9.906	10.922	
D ₃	7.620 REF.		
E	14.859	15.113	
E ₁	13.894	14.046	7
E ₂	12.446	13.462	
E ₃	10.160 REF.		
N	32		
ND	7		8
NE	9		8
DP	3.302	5.207	

NOTES:

- 1 All dimensions and tolerances conform to ANSI Y14.5M-1982.
- 2 Datum Plane **-H-** located at top of Mold Parting Line and coincident with top of lead, where lead exits plastic body.
- 3 Datums **-D-E** and **-F-G** to be determined where center leads exit plastic body at Datum Plane **-H-**.
- 4 Controlling dimension: INCH.
- 5 Exact shape of this feature is optional.
- 6 Location to Datums **-A-** and **-B-** to be determined at Plane **-H-**.
- 7 Dimensions D₁ and E₁ do not include mold protrusion. Allowable mold protrusion is .254 mm/.010 in.
- 8 N_D denotes the number of leads on the two short sides of the package, one of which contains Pin #1. N_E denotes the number of leads on the two long sides of the package.



DEVELOPMENT & PRODUCTION FLOWCHART

