

CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9

IDT7203 IDT7204 IDT7205 IDT7206

#### **FEATURES:**

- · First-In/First-Out Dual-Port memory
- 2048 x 9 organization (IDT7203)
- 4096 x 9 organization (IDT7204)
- 8192 x 9 organization (IDT7205)
- 16384 x 9 organization (IDT7206)
- · High-speed: 12ns access time
- · Low power consumption
  - Active: 770mW (max.)
  - Power-down: 44mW (max.)
- · Asynchronous and simultaneous read and write
- . Fully expandable in both word depth and width
- Pin and functionally compatible with IDT720X family
- . Status Flags: Empty. Half-Full. Full.
- · Retransmit capability
- High-performance CMOS technology
- Military product compliant to MIL-STD-883, Class B
- Standard Military Drawing for #5962-88669 (IDT7203), 5962-89567 (IDT7203), and 5962-89568 (IDT7204) are listed on this function.

#### DESCRIPTION:

The IDT7203/7204/7205/7206 are dual-port memory buffers with internal pointers that load and empty data on a first-in/first-out basis. The device uses Full and Empty flags to prevent data overflow and underflow and expansion logic to allow for unlimited expansion capability in both word size and depth


Data is toggled in and out of the device through the use of the Write  $(\overline{W})$  and Read  $(\overline{R})$  pins.

The devices 9-bit width provides a bit for a control or parity at the user's option. It also features a Retransmit  $(\overline{RT})$  capability that allows the read pointer to be reset to its initial position when  $\overline{RT}$  is pulsed LOW. A Half-Full Flag is available in the single device and width expansion modes.

The IDT7203/7204/7205/7206 are fabricated using IDT's high-speed CMOS technology. They are designed for applications requiring asynchronous and simultaneous read/writes in multiprocessing, rate buffering, and other applications.

Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.

#### **FUNCTIONAL BLOCK DIAGRAM**





The IDT logo is a registered trademark of Integrated Device Techology, Inc.

**DECEMBER 1995** 

# 5

#### **PIN CONFIGURATIONS**





#### PLCC/LCC TOP VIEW

#### NOTES:

- The THINDIPs P28-2 and D28-3 are only available for the 7203/7204/ 7205.
- 2. The small outline package SO28-3 is only available for the 7204.
- 3. Consult factory for CERPACK pinout.

#### **ABSOLUTE MAXIMUM RATINGS(1)**

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to + 7.0	-0.5 to +7.0	٧
TA	Operating Temperature	0 to +70	-55 to +125	°C
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
TSTG	Storage Temperature	-55 to + 125	-65 to +155	°C
IOUT	DC Output Current	50	50	mA

#### NOTE:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-INGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
VCCM	Military Supply Voltage	4.5	5.0	5.5	٧
VCCC	Commercial Supply Voltage	4.5	5.0	5.5	٧
GND	Supply Voltage	0	0	0	V
VIH <sup>(1)</sup>	Input High Voltage Commercial	2.0	-	-	٧
VIH <sup>(1)</sup>	Input High Voltage Military	2.2	_	_	٧
VIL <sup>(1)</sup>	Input Low Voltage Commercial and Military	_	-	0.8	٧

2661 tbl 02

1. 1.5V undershoots are allowed for 10ns once per cycle.

NOTE:

#### DC ELECTRICAL CHARACTERISTICS FOR THE 7203 AND 7204

(Commercial: Vcc =  $5.0V\pm10\%$ , TA =  $0^{\circ}$ C to  $+70^{\circ}$ C: Military: Vcc =  $5.0V\pm10\%$ , TA =  $-55^{\circ}$ C to  $+125^{\circ}$ C)

		0	0T7203/720 Commercia 15, 20, 25,	al	IDT7203/7204 Military <sup>(1)</sup> ta = 20, 30, 40, 50, 65, 80, 120 ns			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit
ILI <sup>(2)</sup>	Input Leakage Current (Any Input)	-1		1	-1		1	μА
ILO <sup>(3)</sup>	Output Leakage Current	-10	_	10	-10	_	10	μА
Vон	Output Logic "1" Voltage Ioн = -2mA	2.4	_		2.4			V
Vol.	Output Logic "0" Voltage IOL = 8mA	_		0.4	_	_	0.4	V
lcc1 <sup>(4)</sup>	Active Power Supply Current			120 <sup>(5)</sup>	_		150 <sup>(5)</sup>	mΑ
ICC2 <sup>(4)</sup>	Standby Current (R≈W≖RS=FL/RT=Vін)	<b> </b>	_	12	_	_	25	mΑ
ICC3(L) <sup>(4)</sup>	Power Down Current (All Input = Vcc - 0.2V)	_		2		_	4	mA
ICC3(S) <sup>(4)</sup>	Power Down Current (All Input = Vcc - 0.2V)			8	_		12	mA

#### NOTES:

- 1. Speed grades 65, 80, and 120ns are only available in the ceramic DIP.
- 2. Measurements with 0.4 ≤ Vin ≤ Vcc.
- 3. R ≥ ViH, 0.4 ≤ Vout ≤ Vcc.
- 4. Icc measurements are made with outputs open (only capacitive loading).
- 5. Tested at f = 20MHz.

#### DC ELECTRICAL CHARACTERISTICS FOR THE 7205 AND 7206

(Commercial:  $VCC = 5.0V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $VCC = 5.0V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		"	0T7205/720 Commercia i, 20, 25, 35	31	t,			
Symbol	nbol Parameter		Тур.	Max.	Min.	Тур.	Max.	Unit
I⊔ <sup>(1)</sup>	Input Leakage Current (Any Input)	-1	_	1	-1	_	1	μА
ILO <sup>(2)</sup>	Output Leakage Current	-10	_	10	-10		10	μΑ
Vон	Output Logic "1" Voltage Iон = -2mA	2.4			2.4			٧
Vol	Output Logic "0" Voltage loL = 8mA	_	_	0.4		_	0.4	٧
ICC1 <sup>(3)</sup>	Active Power Supply Current		_	120 <sup>(4)</sup>			150 <sup>(4)</sup>	mA
ICC2 <sup>(3)</sup>	Standby Current (R=W=RS=FL/RT=Vін)	_		12	_		25	mA
ICC3(L) <sup>(3)</sup>	Power Down Current (All Input = Vcc - 0.2V)	_		8	_	_	12	mA

#### NOTES:

- 1. Measurements with 0.4 ≤ Vin ≤ Vcc.
- 2. R ≥ VIH, 0.4 ≤ VOUT ≤ VCC.
- 3. Icc measurements are made with outputs open (only capacitive loading).
- 4. Tested at f = 20MHz.

2661 lbl 03

2661 tbl 04

## AC ELECTRICAL CHARACTERISTICS(1)

(Commercial: VCC = 5V + 10% Ta = 0°C to +70°C: Military: VCC = 5V + 10% Ta = -55°C to +125°C)

			Com	nercia	i	Com'	& Mil.	Co	m'I	Mili	tary	Co	m'l	
			7203\$/L12 7204\$/L12		7203S/L15 7204S/L15 7205L15 7206L15		7203S/L20 7204S/L20 7205L20 7206L20		S/L25 S/L25 5L25 6L25	7203S/L30 7204S/L30 7205L30 7206L30		7203S/L35 7204S/L35 7205L35 7206L35		
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fs	Shift Frequency	_	50	-	40		33.3		28.5		25	-	22.2	MHz
trc	Read Cycle Time	20		25		30		35		40		45		ns
tA	Access Time	_	12		15		20		25		30	-	35	ns
trr	Read Recovery Time	8	_	10		10		10	_	10		10		ns
trpw	Read Pulse Width <sup>(2)</sup>	12	_	15		20		25	_	30		35		ns
talz	Read LOW to Data Bus LOW(3)	3		5		5		5		5		5		ns
twLz	Write HIGH to Data Bus Low-Z(3, 4)	3	_	5	_	5	_	5	_	5		10	_	ns
tDV	Data Valid from Read HIGH	5		5	-	5		5	-	5	-	5		ns
tanz	Read HIGH to Data Bus High-Z(3)	-	12	i	15		15	_	18	-	20	_	20	ns
twc	Write Cycle Time	20	_	25	_	30	_	35	'	40		45	_	ns
twpw	Write Pulse Width <sup>(2)</sup>	12		15	_	20		25	_	30		35	_	ns
twa	Write Recovery Time	8		10		10		10	_	10	_	10		ns
tDS	Data Set-up Time	9		11		12_		15		18		18		ns
tDH	Data Hold Time	0	_	0	-	0	_	0	_	0		0		ns
trsc	Reset Cycle Time	20	_	25		30	-	35	_	40	_	45		ns
trs	Reset Pulse Width <sup>(2)</sup>	12	_	15		20	_	25	_	30	_	35		ns
trss	Reset Set-up Time(3)	12		15		20	_	25		30		35		ns
tete	Reset Recovery Time	8	_	10		10	_	10		10	_	10	_	ns
terc	Retransmit Cycle Time	20	_	25	_	30		35		40	_	45		ns
trt	Retransmit Pulse Width <sup>(2)</sup>	12	_	15		20	_	25	_	30	_	35	-	ns
tats	Retransmit Set-up Time(3)	12	_	15	_	20		25		30		35		ns
tasa	Retransmit Recovery Time	8	_	10		10		10		10	_	10		ns
tEFL	Reset to EF LOW	1 –	12	Ι=	25	[ -	30	<u> </u>	35	<b>—</b>	40		45	ns
theh, teeh	Reset to HF and FF HIGH	_	17	_	25		30	_	35	-	40		45	ns
tete	Retransmit LOW to Flags Valid	-	20		25	_	30	I -	35	_	40	_	45	ns
tREF	Read LOW to EF LOW		12		15		20	<u>l – </u>	25	Ī —	30	<u> </u>	30	ns
trff	Read HIGH to FF HIGH		14	_	15	_	20		25	<u> </u>	30	<u>  =</u>	30	ns
tRPE	Read Puise Width after EF HIGH	12		15		20		25	_	30	_	35	_	ns
twer	Write HIGH to EF HIGH	_	12	<u> </u>	15		20	<u> </u>	25	<u> </u>	30	_	30	ns
twff	Write LOW to FF LOW	_	14		15	<u> </u>	20		25	<u> </u>	30	ㄴㅡ	30	ns
twnF	Write LOW to HF Flag LOW	<u> </u>	17		25		30		35	<u> </u>	40	_	45	ns
tRHF	Read HIGH to HF Flag HIGH		17	┖═	25		30	<u> </u>	35	_	40	二	45	ns
twpf	Write Pulse Width after FF HIGH	12	_	15		20		25		30	_	35		ns
txoL	Read/Write LOW to XO LOW	<u> </u>	12	<b>!</b> =	15	<b>↓</b> =	20	<del>  -</del>	25	<u> </u>	30	<del> </del> =	35	ns
txon	Read/Write HIGH to XO HIGH	<u>l –</u>	12	<u> </u>	15	<u> </u>	20	<u> </u>	25	1-	30	<u> </u>	35	ns
txı	XI Pulse Width <sup>(2)</sup>	12		15		20		25		30	_	35		ns
txiR	XI Recovery Time	8		10		10		10		10	_	10	_	ns
txis	XI Set-up Time	8	_	10		10		10		10	_	15	_	ns

- Timings referenced as in AC Test Conditions.
- 2. Pulse widths less than minimum are not allowed. 3. Values guaranteed by design, not currently tested.
- 4. Only applies to read data flow-through mode.

AC ELECTRICAL CHARACTERISTICS<sup>(1)</sup> (Continued) (Commercial:  $VCC = 5V \pm 10\%$ ,  $TA = 0^{\circ}C$  to  $+70^{\circ}C$ ; Military:  $VCC = 5V \pm 10\%$ ,  $TA = -55^{\circ}C$  to  $+125^{\circ}C$ )

		Mili	Military Com'l & Mil. Military(2)									
		7203S/L40 7204S/L40		7204 720	S/L50 S/L50 5L50 6L50		S/L65 S/L65		S/L80 S/L80		S/L120 S/L120	
Symbol	Parameters	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Uni
fs	Shift Frequency	_	20	_	15		12.5		10	_	7	MHz
trc	Read Cycle Time	50	_	65	_	80		100		140	_	ns
ta	Access Time		40	_	50	_	65	_	80	-	120	ns
tar	Read Recovery Time	10	_	15		15	_	20	1	20	1	ns
trpw	Read Pulse Width <sup>(3)</sup>	40		50	_	65	_	80	_	120		ns
trlZ	Read LOW to Data Bus LOW(4)	5	_	10	_	10		10	_	10		ns
twLz	Write HIGH to Data Bus Low-Z(4, 5)	10		15		15	_	20	_	20		ns
tov	Data Valid from Read HIGH	5	_	5	_	5	_	5		5	-	пѕ
trhz	Read HIGH to Data Bus High-Z <sup>(4)</sup>	_	25	_	30	_	30	_	30	_	35	ns
twc	Write Cycle Time	50		65		80	_	100		140		ns
twpw	Write Pulse Width(3)	40	_	50	_	65	_	80	_	120		ns
twn	Write Recovery Time	10	_	15	_	15		20	_	20		ns
tos	Data Set-up Time	20	_	30		30	_	40		40	_	ns
ton	Data Hold Time	0	_	5	_	10		10	_	10	_	ns
trisc	Reset Cycle Time	50		65	_	80	_	100		140	_	ns
tas	Reset Pulse Width <sup>(3)</sup>	40	_	50	_	65	_	80	_	120	_	ns
trss	Reset Set-up Time(4)	40		50	_	65	_	80	_	120		ns
trsa	Reset Recovery Time	10	_	15	_	15	_	20	_	20	-	ns
trtc	Retransmit Cycle Time	50		65		80	_	100	_	140		ns
trt	Retransmit Pulse Width(3)	40	_	50		65	-	80	_	120		ns
tRTS	Retransmit Set-up Time(4)	40		50	_	65		80	_	120		ns
tasa	Retransmit Recovery Time	10		15	_	15		20	_	20		ns
tEFL	Reset to EF LOW	_	50	-	65	<u> </u>	80	_	100	_	140	ns
tHFH, tFFH	Reset to HF and FF HIGH	_	50	_	65	_	80	_	100	_	140	ns
terr	Retransmit LOW to Flags Valid	_	50	<b>—</b>	65	_	80	_	100	_	140	ns
1REF	Read LOW to EF Flag LOW	_	35	_	45		60	<u> </u>	60		60	ns
tref	Read HIGH to FF HIGH	_	35	_	45		60		60	_	60	ns
TAPE	Read Pulse Width after EF HIGH	40	_	50		65		80	_	120		ns
twer	Write HIGH to EF HIGH	-	35	_	45	_	60	-	60	1	60	ns
twff	Write LOW to FF LOW		35	_	45		60	_	60	_	60	ns
twhF	Write LOW to HF LOW	-	50		65	_	80		100		140	ns
trhf	Read HIGH to HF HIGH	_	50	_	65		80	_	100	-	140	ns
twpf	Write Pulse Width after FF HIGH	40	_	50	_	65		80		120		ns
txoL	Read/Write LOW to XO LOW		40		50		65		80	_	120	ns
txoн	Read/Write HIGH to XO HIGH	_	40	_	50		65		80		120	ns
txı	XI Pulse Width <sup>(3)</sup>	40	_	50		65	_	80		120	_	ns
txir	XI Recovery Time	10		10		10	_	10		10		ns
txis	XI Set-up Time	15		15		15		15	_	15		ns

1. Timings referenced as in AC Test Conditions.

2. Speed grades 65, 80, and 120ns are only available in the ceramic DIP.
3. Pulse widths less than minimum are not allowed.
4. Values guaranteed by design, not currently tested.

5. Only applies to read data flow-through mode.

5.26

#### **AC TEST CONDITIONS**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1
	2661 tbl 07

### **CAPACITANCE**<sup>(1)</sup> ( $T_A = +25$ °C, f = 1.0 MHz)

Symbol	Parameter	Condition	Max.	Unit
Cin <sup>(1)</sup>	Input Capacitance	VIN = 0V	10	рF
Соит <sup>(1,2)</sup>	Output Capacitance	Vout = 0V	10	pF
NOTES:				0004 41.00

1. This parameter is sampled and not 100% tested.

# D.U.T. 30pF\*

OR EQUIVALENT CIRCUIT

Figure 1. Output Load

\*Includes jig and scope capacitances.

#### SIGNAL DESCRIPTIONS

#### Inputs:

DATA IN (Do-Ds) - Data inputs for 9-bit wide data.

#### Controls:

RESET ( $\overline{RS}$ ) — Reset is accomplished whenever the Reset ( $\overline{RS}$ ) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power-up before a write operation can take place. Both the Read Enable ( $\overline{R}$ ) and Write Enable ( $\overline{W}$ ) inputs must be in the HIGH state during the window shown in Figure 2 (i.e. this before the rising edge of  $\overline{RS}$ ) and should not change until this after the rising edge of  $\overline{RS}$ .

**WRITE ENABLE (\overline{W})** — A write cycle is initiated on the falling edge of this input if the Full Flag ( $\overline{FF}$ ) is not set. Data set-up and hold times must be adhered-to, with respect to the rising edge of the Write Enable ( $\overline{W}$ ). Data is stored in the RAM array sequentially and independently of any on-going read operation.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag ( $\overline{\text{HF}}$ ) will be set to LOW, and will remain set until the difference between the write pointer and read pointer is less-than or equal to one-half of the total memory of the device. The Half-Full Flag ( $\overline{\text{HF}}$ ) is reset by the rising edge of the read operation.

To prevent data overflow, the Full Flag ( $\overline{FF}$ ) will go LOW on the falling edge of the last write signal, which inhibits further write operations. Upon the completion of a valid read operation, the Full Flag ( $\overline{FF}$ ) will go HIGH after tRFF, allowing a new valid write to begin. When the FIFO is full, the internal write pointer is blocked from  $\overline{W}$ , so external changes in  $\overline{W}$  will not affect the FIFO when it is full.

**READ ENABLE**  $(\overline{\mathbb{R}})$  — A read cycle is initiated on the falling edge of the Read Enable  $(\overline{\mathbb{R}})$ , provided the Empty Flag  $(\overline{\mathbb{E}}F)$  is not set. The data is accessed on a First-In/First-Out basis, independent of any ongoing write operations. After Read Enable  $(\overline{\mathbb{R}})$  goes HIGH, the Data Outputs (Qo through Q8) will return to a high-impedance condition until the next Read operation. When all the data has been read from the FIFO, the Empty Flag  $(\overline{\mathbb{E}}F)$  will go LOW, allowing the "final" read cycle but inhibiting further read operations, with the data outputs remaining in a high-impedance state. Once a valid write operation has been accomplished, the Empty Flag  $(\overline{\mathbb{E}}F)$  will go HIGH after twEF and a valid Read can then begin. When the FIFO is empty, the internal read pointer is blocked from  $\overline{\mathbb{R}}$  so external changes will not affect the FIFO when it is empty.

FIRST LOAD/RETRANSMIT ( $\overline{\text{FL/RT}}$ ) — This is a dual-purpose input. In the Depth Expansion Mode, this pin is grounded to indicate that it is the first device loaded (see Operating Modes). The Single Device Mode is initiated by grounding the Expansion In  $(\overline{\text{XI}})$ .

The IDT7203/7204/7205/7206 can be made to retransmit data when the Retransmit Enable Control  $(\overline{R1})$  input is pulsed LOW. A retransmit operation will set the internal read pointer to the first location and will not affect the write pointer. The status of the Flags will change depending on the relative locations of the read and write pointers. Read Enable  $(\overline{R})$  and Write Enable  $(\overline{W})$  must be in the HIGH state during retransmit. This feature is useful when less than 2048/4096/8192/16384 writes are performed between resets. The retransmit feature is not compatible with the Depth Expansion Mode.

**EXPANSION IN (\overline{XI})** — This input is a dual-purpose pin. Expansion In ( $\overline{XI}$ ) is grounded to indicate an operation in the single device mode. Expansion In ( $\overline{XI}$ ) is connected to Expansion Out ( $\overline{XO}$ ) of the previous device in the Depth Expansion or Daisy-Chain Mode.

<sup>2.</sup> With output deselected.

#### Outputs:

FULL FLAG (FF) — The Full Flag (FF) will go LOW, inhibiting further write operations, when the device is full. If the read pointer is not moved after Reset (RS), the Full Flag (FF) will go LOW after 2048/4096/8192/16384 writes.

**EMPTY FLAG (ĒĒ)** — The Empty Flag (ĒĒ) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating that the device is empty.


**EXPANSION OUT/HALF-FULL FLAG (\overline{XO/HF})** — This is a dual-purpose output. In the single device mode, when Expansion In ( $\overline{XI}$ ) is grounded, this output acts as an indication of a half-full memory.

After half of the memory is filled, and at the falling edge of the next write operation, the Half-Full Flag (HF) will be set to LOW

and will remain set until the difference between the write pointer and read pointer is less than or equal to one half of the total memory of the device. The Half-Full Flag (HF) is then reset by the rising edge of the read operation.

In the Depth Expansion Mode, Expansion In  $(\overline{XI})$  is connected to Expansion Out  $(\overline{XO})$  of the previous device. This output acts as a signal to the next device in the Daisy Chain by providing a pulse to the next device when the previous device reaches the last location of memory. There will be an  $\overline{XO}$  pulse when the Write pointer reaches the last location of memory, and an additional  $\overline{XO}$  pulse when the Read pointer reaches the last location of memory.

**DATA OUTPUTS (Qo-Qs)** — Qo-Qs are data outputs for 9-bit wide data. These outputs are in a high-impedance condition whenever Read  $(\overline{B})$  is in a HIGH state.



#### NOTE:

1.  $\overline{W}$  and  $\overline{R} = VIH$  around the rising edge of  $\overline{RS}$ .

Figure 2. Reset




Figure 3. Asynchronous Write and Read Operation




Figure 4. Full FlagTiming From Last Write to First Read





Figure 5. Empty Flag Timing From Last Read to First Write



#### NOTE:

1.  $\overline{\text{EF}}$ ,  $\overline{\text{FF}}$  and  $\overline{\text{HF}}$  may change status during Retransmit, but flags will be valid at trac.

Figure 6. Retransmit

5.26 8




Figure 7. Minimum Timing for an Empty Flag Coincident Read Pulse.




Figure 8. Minimum Timing for an Full Flag Coincident Write Pulse.




Figure 9. Half-Full Flag Timing




Figure 10. Expansion Out




Figure 11. Expansion In

#### **OPERATING MODES:**

Care must be taken to assure that the appropriate flag is monitored by each system (i.e.  $\overline{FF}$  is monitored on the device where  $\overline{W}$  is used;  $\overline{EF}$  is monitored on the device where  $\overline{R}$  is used). For additional information, refer to Tech Note 8: *Operating FIFOs on Full and Empty Boundary Conditions* and Tech Note 6: *Designing with FIFOs*.

#### Single Device Mode

A single IDT7203/7204/7205/7206 may be used when the application requirements are for 2048/4096/8192/16384 words or less. The IDT7203/7204/7205/7206 is in a Single Device Configuration when the Expansion In  $(\overline{XI})$  control input is grounded (see Figure 12).

#### **Depth Expansion**

The IDT7203/7204/7205/7206 can easily be adapted to applications when the requirements are for greater than 2048/4096/8192/16384 words. Figure 14 demonstrates Depth Expansion using three IDT7203/7204/7205/7206s. Any depth can be attained by adding additional IDT7203/7204/7205/7206s. The IDT7203/7204/7205/7206 operates in the Depth Expansion mode when the following conditions are met:

- The first device must be designated by grounding the First Load (FL) control input.
- 2. All other devices must have FL in the HIGH state.
- The Expansion Out (XO) pin of each device must be tied to the Expansion In (XI) pin of the next device. See Figure 14.
- External logic is needed to generate a composite Full Flag (FF) and Empty Flag (EF). This requires the ORing of all EFs and ORing of all FFs (i.e. all must be set to generate the correct composite FF or EF). See Figure 14.
- 5. The Retransmit (RT) function and Half-Full Flag (HF) are not available in the Depth Expansion Mode.

For additional information, refer to Tech Note 9: Cascading FIFOs or FIFO Modules.

#### **USAGE MODES:**

#### Width Expansion

Word width may be increased simply by connecting the corresponding input control signals of multiple devices. Status flags (EF, FF and HF) can be detected from any one device. Figure 13 demonstrates an 18-bit word width by using two IDT7203/7204/7205/7206s. Any word width can be attained by adding additional IDT7203/7204/7205/7206s (Figure 13).

#### **Bidirectional Operation**

Applications which require data buffering between two systems (each system capable of Read and Write operations) can be achieved by pairing IDT7203/7204/7205/7206s as shown in Figure 16. Both Depth Expansion and Width Expansion may be used in this mode.

#### Data Flow-Through

Two types of flow-through modes are permitted, a read flow-through and write flow-through mode. For the read flow-through mode (Figure 17), the FIFO permits a reading of a single word after writing one word of data into an empty FIFO. The data is enabled on the bus in (twEF + tA) ns after the rising edge of  $\overline{W}$ , called the first write edge, and it remains on the bus until the  $\overline{R}$  line is raised from LOW-to-HIGH, after which the bus would go into a three-state mode after tRHz ns. The  $\overline{EF}$  line would have a pulse showing temporary deassertion and then would be asserted.

In the write flow-through mode (Figure 18), the FIFO permits the writing of a single word of data immediately after reading one word of data from a full FIFO. The  $\overline{R}$  line causes the  $\overline{FF}$  to be deasserted but the  $\overline{W}$  line being LOW causes it to be asserted again in anticipation of a new data word. On the rising edge of  $\overline{W}$ , the new word is loaded in the FIFO. The  $\overline{W}$  line must be toggled when  $\overline{FF}$  is not asserted to write new data in the FIFO and to increment the write pointer.

#### **Compound Expansion**

The two expansion techniques described above can be applied together in a straightforward manner to achieve large FIFO arrays (see Figure 15).





Figure 12. Block Diagram of 2048 x 9/4096 x 9/8192 x 9/16384 x 9 FIFO Used in Single Device Mode



#### NOTE:

Flag detection is accomplished by monitoring the FF, EF and HF signals on either (any) device used in the width expansion configuration.
 Do not connect any output signals together.

Figure 13. Block Diagram of 2048 x 18/4096 x 18/8192 x 18/16384 x 18 FIFO Memory Used in Width Expansion Mode

#### **TRUTH TABLES**

#### TABLE I - RESET AND RETRANSMIT

SINGLE DEVICE CONFIGURATION/WIDTH EXPANSION MODE

		Inputs	•	Internal	Status	Outputs			
Mode	RS	RT	য়	Read Pointer	Write Pointer	ĒF	FF	HF	
Reset	0	×	0	Location Zero	Location Zero	0	1	1	
Retransmit	1	0	0	Location Zero	Unchanged	х	х	Х	
Read/Write	1	1	0	Increment (1)	Increment <sup>(1)</sup>	Х	Х	Х	

NOTE:

2661 lbl 09

#### TABLE II - RESET AND FIRST LOAD

DEPTH EXPANSION/COMPOUND EXPANSION MODE

	Inputs			Interna	l Status	Outputs		
Mode	ĀŠ	FL	XI	Read Pointer	Write Pointer	<b>EF</b>	FF	
Reset First Device	0	0	(1)	Location Zero	Location Zero	0	1	
Reset all Other Devices	0	1	(1)	Location Zero	Location Zero	0	1	
Read/Write	1	Х	(1)	Х	Х	Х	Х	

NOTES:

2661 tbl 10

1.  $\overline{XI}$  is connected to  $\overline{XO}$  of previous device. See Figure 14.
2.  $\overline{RS}$  = Reset Input,  $\overline{FI}$ / $\overline{RI}$  = First Load/Retransmit,  $\overline{EF}$  = Empty Flag Output,  $\overline{FF}$  = Full Flag Output,  $\overline{XI}$  = Expansion Input,  $\overline{HF}$  = Half-Full Flag Output





Figure 14. Block Diagram of 6149 x 9/12298 x 9/24596 x 9/49152 x 9 FIFO Memory (Depth Expansion)

<sup>1.</sup> Pointer will Increment if flag is HIGH.



#### NOTES:

- 1. For depth expansion block see section on Depth Expansion and Figure 14.
- 2. For Flag detection see section on Width Expansion and Figure 13.

Figure 15. Compound FIFO Expansion




Figure 16. Bidirectional FIFO Operation




Figure 17. Read Data Flow-Through Mode





Figure 18. Write Data Flow-Through Mode

#### ORDERING INFORMATION



2661 drw 21