# **RENESAS** I<sup>2</sup>C Programmable Ethernet Clock Generator

# 8T49N4811

DATA SHEET

# **General Description**

The 8T49N4811 is a highly flexible FemtoClock<sup>®</sup> NG pin-programmable clock generator suitable for networking and communications applications. It is able to generate five different output frequencies with multiple copies of each. A fundamental mode crystal, single-ended, or differential input reference may be used as the source for the output frequency.


The use of pin-programming to select the input source / frequency, desired output frequencies and output styles allow a single device to be used in a wide variety of applications without the need for register programming.

Selection pins use 3-level options to maximize flexibility while minimizing package size. Selection is performed by tying a selection pin high or low or by leaving it floating, eliminating the need for passive components to drive a desired logic level.


# **Features**

- Fourth generation FemtoClock<sup>®</sup> NG technology
- Generates multiple copies of 25MHz, 50MHz, 100MHz, 125MHz, 156.25MHz or 312.5MHz
- Typical input frequency is 25MHz, with optional 125MHz and 156.25MHz input support
- Differential outputs are pin programmable for LVDS or LVPECL
- RMS phase jitter at 156.25MHz: <300fs typical
- Power Supply Rejection Ratio better than -50dBc from 10k-1.5MHz at 3.3V power supply
- Full 3.3V and 2.5V Supply Voltages
- -40°C to +85°C ambient operating temperature
- 56-pin VFQFPN, lead-free (RoHS 6) packaging

# **Block Diagram**



# **Pin Assignment**



# **Pin Description and Pin Characteristic Tables**

# Table 1. Pin Description

Number	Name	Туре		Description
1	DIVSEL_C	Input	Pullup/Pulldown	Output divider selection for Bank C. LVCMOS interface levels.
2	V <sub>DD</sub>	Power		Core supply.
3	IN_SEL	Input	Pullup/Pulldown	Input select between XTAL or differential input. LVCMOS interface levels.
4	DIN	Input		Differential Reference Input. Accepts DC-coupled LVDS and is internally biased to
5	nDIN	Input		accept AC-coupled LVPECL, CML, HCSL or LVPECL signals. The differential inputs have an internal 100 $\Omega$ resistor biased to V <sub>DD</sub> -1.3V approximately.
6	V <sub>DD_XTAL</sub>	Power		Crystal oscillator power supply.
7	XTAL_IN	Input		Crystal input.
8	XTAL_OUT	Output		Crystal output.
9	PLL_BYPASS	Input	Pulldown	PLL Bypass. Provides copy of f <sub>IN</sub> to output banks A, B, C. LVCMOS interface levels.
10	IIC_ADRX_SEL	Input	Pulldown	Selects between I <sup>2</sup> C addresses. LVCMOS interface levels.
11	V <sub>DDA</sub>	Power		Analog supply.
12	INPUT_DIVSEL	Input	Pullup/Pulldown	Selects proper divide ratios for differential reference input. LVCMOS interface levels.
13	DIVSEL_D0	Input	Pullup/Pulldown	Output divider selection for Bank D0 differential output. LVCMOS interface levels.
14	LVCMOS_CTRL	Input	Pullup/Pulldown	Divider and output enable control for Bank D1 LVCMOS output. LVCMOS interface levels.
15	SCLK	Input	Pullup	I <sup>2</sup> C Clock Input. LVCMOS/LVTTL interface levels.
16	SDATA	I/O	Pullup	I <sup>2</sup> C Data Input/Output. Input: LVCMOS/LVTTL interface levels. Output: Open Drain.
17	Reserved		Pulldown	Reserved. Internally connected to $50 k\Omega$ pulldown.
18	DIVSEL_B	Input	Pullup/Pulldown	Output divider selection for Bank B. LVCMOS interface levels.
19	nc			This pin is not internally connected. Connect to ground to maintain second source compatibility.
20	QD0_S	Output		Bank D1 LVCMOS Output.
21	V <sub>DD_ODS</sub>	Power		Power supply for Bank D1 LVCMOS output.
22	QD_CTRL	Input	Pullup/Pulldown	Control input for bank D0 output type and OE status. LVCMOS interface levels.
23	nQD0	Output		Bank D0 Differential Output. LVDS or LVPECL output levels.
24	QD0	Output		Bank D0 Differential Output. LVDS or LVPECL output levels.
25	V <sub>DD_OD</sub>	Power		Power supply for Bank D0 differential output.
26	QB_CTRL1	Input	Pullup/Pulldown	Control input for bank B outputs QB3 to QB5 output type and OE status. LVCMOS interface levels.
27	V <sub>DD</sub>	Power		Power supply.
28	SLEW_LVCMOS	Input	Pulldown	Slew rate control pin for LVCMOS output. LVCMOS interface levels.
29	nQB5	Output		Bank B Differential Output. LVDS or LVPECL output levels.
30	QB5	Output		Bank B Differential Output. LVDS or LVPECL output levels.
31	nQB4	Output		Bank B Differential Output. LVDS or LVPECL output levels.
32	QB4	Output		Bank B Differential Output. LVDS or LVPECL output levels.
33	V <sub>DD_OB</sub>	Power		Power supply for Bank B.
34	nQB3	Output		Bank B Differential Output. LVDS or LVPECL output levels.

# Table 1. Pin Description (Continued)

QB3	Output		Bank B Differential Output. LVDS or LVPECL output levels.
nQB2	Output		Bank B Differential Output. LVDS or LVPECL output levels.
QB2	Output		Bank B Differential Output. LVDS or LVPECL output levels.
V <sub>DD_OB</sub>	Power		Power supply for Bank B.
nQB1	Output		Bank B Differential Output. LVDS or LVPECL output levels.
QB1	Output		Bank B Differential Output. LVDS or LVPECL output levels.
nQB0	Output		Bank B Differential Output. LVDS or LVPECL output levels.
QB0	Output		Bank B Differential Output. LVDS or LVPECL output levels.
QB_CTRL0	Input	Pullup/Pulldown	Control input for bank B outputs QB0 to QB2 output type and OE status. LVCMOS interface levels.
V <sub>DD</sub>	Power		Power supply.
QA_CTRL	Input	Pullup/Pulldown	Control input for bank A output type and OE status. LVCMOS interface levels.
V <sub>DD_OA</sub>	Power		Power supply for Bank A.
nQA0	Output		Bank A Differential Output. LVDS or LVPECL output levels.
QA0	Output		Bank A Differential Output. LVDS or LVPECL output levels.
DIVSEL_A	Input	Pullup/Pulldown	Output divider selection for Bank A. LVCMOS interface levels.
QC_CTRL	Input	Pullup/Pulldown	Control input for bank C output type and OE status. LVCMOS interface levels.
V <sub>DD_OC</sub>	Power		Power supply for Bank C.
nQC1	Output		Bank C Differential Output. LVDS or LVPECL output levels.
QC1	Output		Bank C Differential Output. LVDS or LVPECL output levels.
nQC0	Output		Bank C Differential Output. LVDS or LVPECL output levels.
QC0	Output		Bank C Differential Output. LVDS or LVPECL output levels.
V <sub>DD_OC</sub>	Power		Power supply for Bank C.
GND	Power		Connect to ground; use thermal vias.
	nQB2           QB2           VDD_OB           nQB1           QB0           QB0           QB_CTRL0           VDD_OA           QA_CTRL           VDD_OA           nQA0           QIVSEL_A           QC_CTRL           VDD_OC           nQC1           QC0           VDD_OC	nQB2OutputQB2OutputVDD_OBPowernQB1OutputQB1OutputQB0OutputQB0OutputQB0OutputQB_CTRL0InputVDD_OAPowerQA_CTRLInputVDD_OAPowerQA0OutputQA0OutputQC_CTRLInputVDD_OCPowerQC1OutputQC1OutputQC0Output	nQB2OutputQB2OutputVDD_OBPowernQB1OutputQB1OutputQB0OutputQB0OutputQB1PowerQB0OutputQB0PowerQB_CTRL0InputPOD_OAPowerQA_CTRLInputVDD_OAPowerQA0OutputQA0OutputDIVSEL_AInputPlup/PulldownQC_CTRLInputPullup/PulldownQC1OutputQC1OutputQC0OutputVDD_OCPower

## **Table 2. Pin Characteristics**

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance				3.5		pF
		SCLK, SDATA		50		kΩ	
R <sub>PULLUP</sub>	Input Pullup Resistor		DIVSEL_x, IN_SEL, IN_SEL,		58		kΩ
_	Input Pulldown Resistor		INPUT_DIVSEL, LVCMOS_CTRL, Qx_CTRL, QB_CTRL[1:0]		42		kΩ
R <sub>PULLDOWN</sub>			PLL_BYPASS, IIC_ADRX_SEL, Reserved, SLEW_LVCMOS		50		kΩ
<u>^</u>	Power Dissipation	QDO_S	$V_{DD} = V_{DDO_ODS} = 3.63V$		18		pF
C <sub>PD</sub>	Capacitance	QDO_S	$V_{DD} = V_{DDO_ODS} = 2.625V$		16		pF
П	Output Impedance	QDO_S	$V_{DDO_ODS} = 3.3V$		24		Ω
R <sub>OUT</sub>		QDO_S	$V_{DDO_ODS} = 2.5V$		30		Ω

# **Function Tables**

## Table 3A. Input Frequency Select Table

INPUT_DIVSEL			
0	25MHz		
1	125MHz		
Float	156.25MHz		

## Table 3B. Slew Rate Control Table

SLEW_LVCMOS			
0 (default)	Normal		
1	Slow		

## Table 3G. Bank C Frequency Select Table

DIVSEL_C	Frequency
0	156.25MHz
1	125MHz
Float	100MHz

## Table 3H. Bank D1 LVCMOS Control Table

LVCMOS_CTRL	State
0	High Impedance
1	125MHz
Float	f <sub>IN</sub>

## Table 3C. PLL Bypass Table

PLL_BYPASS			
0 (default)	Normal Operation		
1	PLL Bypassed		

# Table 3D. I<sup>2</sup>C Address Selection Table

IIC_ADRX_SEL	Address
0 (default)	DC (h)
1	DE (h)

## Table 3E. Bank A Frequency Select Table

DIVSEL_A	Frequency
0	156.25MHz
1	125MHz
Float	312.5MHz

## Table 3F. Bank B Frequency Select Table

DIVSEL_B	Frequency
0	156.25MHz
1	125MHz
Float	50MHz

## Table 3I. Bank D0 QD0 Frequency Select Table

DIVSEL_D0	Frequency
0	156.25MHz
1	125MHz
Float	f <sub>IN</sub>

## Table 3J. Clock Select Function Table

Control Input	Clock	
IN_SEL	Crystal	DIN, nDIN
0	Selected	De-selected
1	De-selected	Selected
Float	Selected (Doubler = ON)	De-selected

#### Table 3K. Qx\_CTRL and QB\_CTRL[1:0] Pin Table

Bank Mode Pin	Bank Mode				
	LVPECL	LVDS			
0	Selected; Note 1, 2	De-selected			
1	De-selected	Selected; Note 1, 2			
Float	High Impedance;	High Impedance;			
Fillal	Note 3	Note 3			

NOTE 1: QD\_CTRL affects differential outputs ONLY.

NOTE 2: QB\_CTRL0 affects outputs QB[0:2]. QB\_CTRL1 affects outputs QB[3:5].

NOTE 3: High impedance mode: 100k pulldown on true output, 100k pullup on compliment output.

# **Serial Interface Configuration Description**

The 8T49N4811 has an I<sup>2</sup>C-compatible configuration interface to access any of the internal registers for frequency and PLL parameter programming. The 8T49N4811 acts as a slave device on the I<sup>2</sup>C bus and has the address 0b1101110. The interface accepts byte-oriented block write and block read operations. Data bytes (registers) are accessed in sequential order from the lowest to the highest byte (most significant bit first, see Block Write/Read Operation tables).

Read and write block transfers can be stopped after any complete byte transfer.

For full electrical I<sup>2</sup>C compliance, it is recommended to use external pull-up resistors for SDATA and SCLK. The internal pull-up resistors have a size of  $50k\Omega$  typical.

## Table 4A. Block Write Operation

Bit	1	2:08	9	10	11:18	19	20:27	28			
Description	START	Slave Address	W(0)	ACK	Data Byte (P)	ACK	Data Byte (P+1)	ACK	Data Byte	ACK	STOP
Length (bits)	1	7	1	1	8	1	8	1	8	1	1

#### Table 4B. Block Read Operation

Bit	1	2:08	9	10	11:18	19	20-27	28			
Description	START	Slave Address	R(1)	ACK	Data Byte (P)	ACK	Data Byte (P+1)	ACK	Data Byte 	ACK	STOP
Length (bits)	1	7	1	1	8	1	8	1	8	1	1

#### Table 4C. DIVSEL\_A Programming

Table	4F. DIV	SEL_D	0 Progr	amming

00	156.25MHz
01	312.5MHz
10	125MHz
11	100MHz

00	156.25MHz
01	f <sub>IN</sub>
10	125MHz
11	100MHz

#### Table 4D. DIVSEL\_B Programming

00	156.25MHz
01	50MHz
10	125MHz
11	100MHz

#### Table 4G. LVCMOS\_CTRL Programming

00	Output disabled
01	f <sub>IN</sub>
10	125MHz
11	100MHz

## Table 4E. DIVSEL\_C Programming

00	156.25MHz
01	100MHz
10	125MHz
11	50MHz

## Table 4H. INPUT\_DIVSEL Programming

00	25MHz
01	156.25MHz
10	125MHz
11	100MHz

Byte 0	Pin #	Control Function	Description	0	1	Default
Bit 0		Vendor ID				0
Bit 1		Vendor ID				0
Bit 2		DIVSEL_A(0)	Bank A Output Divider See DIVSEL			0
Bit 3		DIVSEL_A(1)		See Divisi	See DIVSEL_A Table	
Bit 4		DIVSEL_B(0)	Bank B Output Divider See DIVSEL B Table		0	
Bit 5		DIVSEL_B(1)		366 DIV3	L_D TADIE	0
Bit 6		DIVSEL_C(0)	Bank C Output Divider	See DIVSEL C Table		0
Bit 7		DIVSEL_C(1)		See DIVSI		0

## Table 4I. Frequency Selection Register, Output

## Table 4J. Frequency Selection Register, Misc.

Byte1	Pin #	Control Function	Description	0	1	Default
Bit 0		DIVSEL_D0(0)	Bank D0 Output Divider	Bank D0 Output Divider See DIVSEL_D0 Table		1
Bit 1		DIVSEL_D0(1)				1
Bit 2		LVCMOS_CTRL(0)	Bank D1 LVCMOS Output Divider and OE	See LVCMOS		
Bit 3		LVCMOS_CTRL(1)		Bank D1 LVCMOS Output Divider and OE See LVCMOS_CTRL Table		1
Bit 4		INPUT_DIVSEL(0)	Input Mux Selection Frequency		DIVSEL Table	0
Bit 5		INPUT_DIVSEL(1)			JIVSEL TADIE	0
Bit 6		IIC_ADRX_SEL	Selects IIC write address	Selects IIC write address DC (h) DE (h)		0
Bit 7		IIC_Pin Control	Selects external pins or IIC control	external pin	IIC	0

## Table 4K. Output Enable Bank A and B Register

Byte2	Pin #	Control Function	Description	0	1	Default
Bit 0		nOE QA0	Output Enable	Enable	Disable	0
Bit 1		nOE QB0	Output Enable	Enable	Disable	0
Bit 2		nOE QB1	Output Enable	Enable	Disable	0
Bit 3		nOE QB2	Output Enable	Enable	Disable	0
Bit 4		nOE QB3	Output Enable	Enable	Disable	0
Bit 5		nOE QB4	Output Enable	Enable	Disable	0
Bit 6		nOE QB5	Output Enable	Enable	Disable	0
Bit 7			N/A	I		I

Note: unlike the external control pins, in IIC each output is individually controlled

# Table 4L. Output Enable Bank C and D. Output Type Select Register

Byte3	Pin #	Control Function	Description		0	1	Default
Bit 0		nOE QC0	Output Enable		Enable	Disable	0
Bit 1		nOE QC1	Output Enable		Enable	Disable	0
Bit 2		nOE QD0	Output Enable		Enable	Disable	0
Bit 3		nOE QDO_S	Output Enable		Enable	Disable	0
Bit 4		Output Type Select QC0	LVPECL/LVDS Select		LVPECL	LVDS	0
Bit 5		Output Type Select QC1	LVPECL/LVDS Select		LVPECL	LVDS	0
Bit 6		Output Type Select QD0	LVPECL/LVDS Select		LVPECL	LVDS	0
Bit 7			١	J/A			•

# Table 4M. Output Type Select Bank A and B

Byte4	Pin #	Control Function	Description		0	1	Default
Bit 0		Output Type Select QA0	LVPECL/LVDS Select		LVPECL	LVDS	0
Bit 1		Output Type Select QB0	LVPECL/LVDS Select		LVPECL	LVDS	0
Bit 2		Output Type Select QB1	LVPECL/LVDS Select		LVPECL	LVDS	0
Bit 3		Output Type Select QB2	LVPECL/LVDS Select		LVPECL	LVDS	0
Bit 4		Output Type Select QB3	LVPECL/LVDS Select		LVPECL	LVDS	0
Bit 5		Output Type Select QB4	LVPECL/LVDS Select		LVPECL	LVDS	0
Bit 6		Output Type Select QB5	LVPECL/LVDS Select		LVPECL	LVDS	0
Bit 7				N/A			

#### Table 4N. Misc. Control

Byte5	Pin #	Control Function	Description	0	1	Default
Bit 0		IN_SEL	Select Xtal or mux input	Crystal	Clock	0
Bit 1		Reserved				0
Bit 2		SLEW_LVCMOS	Slew rate control for LVCMOS output	Normal	Slow	0
Bit 3		PLL_BYPASS	PLL Bypass	Active	Bypass	0
Bit 4		n_DOUBLER_EN	Turns 25MHz crystal input doubler circuit ON/OFF	ON	OFF	0
Bit 5		Reserved				0
Bit 6		Reserved				0
Bit 7			N/A		l	1

# **Absolute Maximum Ratings**

Stresses above the ratings listed below can cause permanent damage to the 8T49N4811. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating	
Supply Voltage, V <sub>DD</sub>	3.63V	
Inputs, V <sub>I</sub> XTAL_IN Other Inputs	0V to 2V -0.5V to V <sub>DDO_X</sub> + 0.5V	
Outputs, V <sub>O</sub> (LVCMOS)	-0.5V to V <sub>DDO_A</sub> + 0.5V	
Outputs, V <sub>O</sub> (LVDS) Continuous Current	10mA 15mA	
Outputs, V <sub>O</sub> (LVPECL)	-0.5V to V <sub>DDO_C</sub> + 0.5V	
Junction Temperature, T <sub>J</sub>	125°C	
Storage Temperature, T <sub>STG</sub>	-65°C to 150°C	

# **DC Characteristics**

# Table 5A. Power Supply DC Characteristics,

 $V_{DD} = V_{DDA} = V_{DD_XTAL} = V_{DD_ODS} = V_{DD_OA} = V_{DD_OB} = V_{DD_OC} = V_{DD_OD} = 3.3V \pm 10\%, T_A = -40^{\circ}C \text{ to } 85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD_X</sub>	Power Supply Voltage		2.97	3.3	3.63	V
V <sub>DDA</sub>	Analog Supply Voltage		2.97	3.3	3.63	V
I <sub>DD_X</sub>	Power Supply Current; NOTE 1			320	373	mA
I <sub>DDA</sub>	Analog Supply Current			43	50	mA
I <sub>EE</sub>	Core Supply Current; NOTE 2			275	326	mA

NOTE:  $V_{DD_X}$  denotes  $V_{DD_v}$ ,  $V_{$ 

NOTE: I<sub>DD\_X</sub> denotes I<sub>DD</sub>, I<sub>DD\_XTAL</sub>, I<sub>DD\_ODS</sub>, I<sub>DD\_OA</sub>, I<sub>DD\_OB</sub>, I<sub>DD\_OC</sub>, I<sub>DD\_OD</sub>.

NOTE: Core supply voltage cannot be lower than the output supply voltage.

NOTE 1: Total power supply current with all differential outputs are set to LVDS output format and LVCMOS clock is running at 125MHz.

NOTE 2: Core power supply current with all differential outputs are set to LVPECL output format and LVCMOS clock is running at 125MHz.

## Table 5B. Power Supply DC Characteristics,

 $V_{DD} = V_{DDA} = V_{DD_XTAL} = V_{DD_ODS} = V_{DD_OA} = V_{DD_OB} = V_{DD_OC} = V_{DD_OD} = 2.5V \pm 5\%$ ,  $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD_X</sub>	Power Supply Voltage		2.375	2.5	2.625	V
V <sub>DDA</sub>	Analog Supply Voltage		2.375	2.5	2.625	V
I <sub>DD_X</sub>	Power Supply Current; NOTE 1			310	362	mA
I <sub>DDA</sub>	Analog Supply Current			34	41	mA
I <sub>EE</sub>	Core Supply Current; NOTE 2			251	293	mA

NOTE: V<sub>DD\_X</sub> denotes V<sub>DD</sub>, V<sub>DD\_XTAL</sub>, V<sub>DD\_ODS</sub>, V<sub>DD\_OA</sub>, V<sub>DD\_OB</sub>, V<sub>DD\_OC</sub>, V<sub>DD\_OD</sub>.

NOTE: I<sub>DD\_X</sub> denotes I<sub>DD</sub>, I<sub>DD\_XTAL</sub>, I<sub>DD\_ODS</sub>, I<sub>DD\_OA</sub>, I<sub>DD\_OB</sub>, I<sub>DD\_OC</sub>, I<sub>DD\_OD</sub>.

NOTE: Core supply voltage cannot be lower than the output supply voltage.

NOTE 1: Total power supply current with all differential outputs are set to LVDS output format and LVCMOS clock is running at 125MHz.

NOTE 2: Core power supply current with all differential outputs are set to LVPECL output format and LVCMOS clock is running at 125MHz.

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V	Input	Except SCLK,	$V_{DD} = 3.3 \text{ V} \pm 10\%$	2		V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	High Voltage	SDATA	V <sub>DD</sub> = 2.5 V ±5%	1.7		V <sub>DD</sub> + 0.3	V
V	Input	SCLK, SDATA	$V_{DD} = 3.3 \text{ V} \pm 10\%$	2.4		V <sub>DD</sub> + 0.3	V
V <sub>IH</sub>	High Voltage	SCER, SDAIA	V <sub>DD</sub> = 2.5 V ±5%	1.8		V <sub>DD</sub> + 0.3	V
V		222	$V_{DD} = 3.3 \text{ V} \pm 10\%$	-0.3		0.8	V
V <sub>IL</sub> Input Low Vo	Input Low Vol	aye	V <sub>DD</sub> = 2.5 V ±5%	-0.3		0.5	V
	Input	Pullup Inputs				5	μA
I <sub>IH</sub>	High Current	Pulldown Inputs	$V_{DD} = V_{IN} = V_{DD MAX}$			150	μA
	Input	Pullup Inputs	$V_{DD} = V_{DD MAX}, V_{IN} = 0 V$	-150			μA
I <sub>IL</sub>	Low Current	Pulldown Inputs		-5			μA
V	Output	LVCMOS	$V_{DD_{ODS}} = 3.3V \pm 10\%$ ; $I_{OH} = -12 \text{ mA}$	2.45			V
V <sub>OH</sub>	High Voltage	Outputs	$V_{DD_{ODS}} = 2.5V \pm 5\%; I_{OH} = -8 \text{ mA}$	1.8			V
M	Output	LVCMOS	$V_{DD_{ODS}} = 3.3V \pm 10\%; I_{OL} = 12 \text{ mA}$			0.5	V
V <sub>OL</sub>	Low Voltage	Outputs	$V_{DD_{ODS}} = 2.5V \pm 5\%; I_{OL} = 8 \text{ mA}$			0.5	V

NOTE: Core supply voltage cannot be lower than the output supply voltage.

# Table 5D. Differential Input DC Characteristics, $V_{DD}$ = 3.3V±10% or 2.5V±5%, $T_A$ = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
V <sub>PP</sub>	Peak to Peak In NOTE 1	put Voltage;		0.15		1.3	V
V <sub>CMR</sub>	Common Mode NOTE 1, 2	Input Voltage;		0.5		V <sub>DD</sub> - 0.85	V
Input High Current: DIN pD		$\label{eq:nDIN} \begin{array}{l} \text{nDIN} = \text{Open}, \\ \text{V}_{\text{DD}} = \text{V}_{\text{IN}} = \text{V}_{\text{DD MAX}} \end{array}$			175	μA	
I <sub>IH</sub>	High Current; DIN, nDIN NOTE 3		DIN = Open, V <sub>DD</sub> = V <sub>IN</sub> = V <sub>DD MAX</sub>			175	μA
I.,	Input Low Current;	DIN, nDIN	$\label{eq:nDIN} \begin{array}{l} \text{nDIN} = \text{Open}, \\ \text{V}_{\text{DD}} = \text{V}_{\text{DD} \; \text{MAX}}, \; \text{V}_{\text{IN}} = 0 \; \text{V} \end{array}$	-225			μA
IIL	NOTE 3		$\label{eq:VDD} \begin{array}{l} DIN = Open, \\ V_{DD} = V_{DD\;MAX}, \ V_{IN} = 0 \ V \end{array}$	-225			μA

NOTE: Core supply voltage cannot be lower than the output supply voltage.

NOTE 1:  $V_{IL}$  should not be less than -0.3V.

NOTE 2: Common mode input voltage is defined as the cross point.

NOTE 3: The differential inputs have internal 100  $\Omega$  and biased to V\_DD – 1.3V approximately.

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		V <sub>DD_OX</sub> -1.1		$V_{DD_OX} - 0.7$	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		V <sub>DD_OX</sub> -1.9		V <sub>DD_OX</sub> - 1.6	V
V <sub>SWING</sub>	Peak to Peak Output Voltage Swing		0.6		1.0	V

NOTE:  $V_{DD_OX}$  denotes  $V_{DD_OA}$ ,  $V_{DD_OB}$ ,  $V_{DD_OC}$ ,  $V_{DD_OD}$ .

NOTE: Core supply voltage cannot be lower than the output supply voltage.

NOTE 1: Outputs terminated with 50  $\Omega$  to V\_DD\_OX - 2V.

# Table 5F. LVDS Output DC Characteristics, $V_{DD_OA} = V_{DD_OB} = V_{DD_OC} = V_{DD_OD} = 3.3V \pm 10\%$ or 2.5V ±5%, T<sub>A</sub> = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OD</sub>	Differential Output Voltage		0.25	0.325	0.454	V
$\Delta V_{OD}$	V <sub>OD</sub> Magnitude Change				50	mV
V <sub>OS</sub>	Offset Voltage		1.125		1.375	V
$\Delta V_{OS}$	V <sub>OS</sub> Magnitude Change				50	mV

NOTE: Core supply voltage cannot be lower than the output supply voltage.

## Table 6. Crystal Characteristics

Parameter	Test Conditions	Minimum	Typical	Maximum	Units
Mode of oscillation			Fundamental		
Frequency			25		MHz
Load Capacitance (CL)			12	18	pF
Equivalent Series Resistance (ESR)				50	Ω
Shunt Capacitance				7	pF

# **AC Characteristics**

# Table 7. AC Output Characteristic.

 $V_{DD} = V_{DDA} = V_{DD_XTAL} = V_{DD_ODS} = V_{DD_OA} = V_{DD_OB} = V_{DD_OC} = V_{DD_OD} = 3.3V \pm 10\%$  or  $2.5V \pm 5\%$ ,  $T_A = -40^{\circ}$ C to  $85^{\circ}$ C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
4	Output Frequency		LVPECL, LVDS			312.5	MHz
fout			LVCMOS			125	MHz
+ /+	Output Rise/Fall Time	·,	LVPECL, LVDS; 20% - 80%		250	400	ps
t <sub>R</sub> /t <sub>F</sub>	Normal mode		LVCMOS; 20% - 80%	150		850	ps
t <sub>R</sub> /t <sub>F</sub>	Output Rise/Fall Time, Slow mode		LVCMOS; 20% - 80%			2	ns
4:::+( <b>C</b> )	Random Phase Jitter, RMS; NOTE 1		F <sub>OUT</sub> = 50, 100, 125, 156.25, 312.5MHz, XTAL = 25MHz Integration Range: 10kHz - 20MHz		277	500	fs
tjit(Ø)			F <sub>OUT</sub> = 25MHz (= f <sub>IN</sub> ) Crystal Input = 25MHz Integration Range: 10kHz - 5MHz		413	600	fs
	Single-Side Band Phase Noise		156.25MHz, Offset 1kHz		-120		dBc/Hz
			156.25MHz, Offset 10kHz		-130		dBc/Hz
f <sub>N</sub>			156.25MHz, Offset 100kHz		-133		dBc/Hz
			156.25MHz, Offset 1MHz		-145		dBc/Hz
			156.25MHz, Offset 10MHz		-154		dBc/Hz
	Power Supply Noise Rejection	V <sub>DD</sub>	50mVpp, 10k-1.5MHz		-61		dBc
PSNR		V <sub>DDA</sub>	50mVpp, 10k-1.5MHz		-60		dBc
		V <sub>DD_Ox</sub>	50mVpp, 10k-1.5MHz		-50		dBc
	Output Duty Cycle; NOTE 2		LVPECL, LVDS	48		52	%
odc			LVCMOS	45		55	%
t <sub>LOCK</sub>	PLL Lock Time		Startup (Default Configuration Power-on Reset)		15		ms

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions


NOTE:  $V_{DD_OX}$  denotes  $V_{DD_OA}$ ,  $V_{DD_OB}$ ,  $V_{DD_OC}$ ,  $V_{DD_OD}$ ,  $V_{DD_OD}$ .

NOTE: Core supply voltage cannot be lower than the output supply voltage.

NOTE 1: QDO\_S LVCMOS output is set to 125MHz. See Phase Noise plot on next page.


NOTE 2: In PLL Mode.






Offset Frequency (Hz)


# **Parameter Measurement Information**




3.3V Core/3.3V LVPECL Output Load Test Circuit




3.3V Core/3.3V LVDS Output Load Test Circuit




PLL Lock Time



2.5V Core/2.5V LVPECL Output Load Test Circuit




2.5V Core/2.5V LVDS Output Load Test Circuit




**RMS Phase Jitter** 


# RENESAS

# Parameter Measurement Information, continued







# LVCMOS Output Rise/Fall Time




# LVDS Output Rise/Fall Time




# LVCMOS Output Duty Cycle/Output Pulse Width/Period




# Offset Voltage Setup



# **Differential Input Levels**



# Differential Output Duty Cycle/Output Pulse Width/Period



## **Differential Output Voltage Setup**

# **Applications Information**

# **Recommendations for Unused Input and Output Pins**

#### Inputs:

## **DIN/nDIN Input**

If the input buffer is not used, then connect DIN input to VDD and nDIN input to GND via  $1 k \Omega$  resistors

## **XTAL Inputs**

For applications not requiring the use of the crystal oscillator input, both XTAL\_IN and XTAL\_OUT can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from XTAL\_IN to ground.

## **LVCMOS Control Pins**

Some control pins have internal pullup or pulldown resistors; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### Outputs:

## LVPECL Outputs

All unused LVPECL output pairs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

#### **LVDS Outputs**

All unused LVDS output pairs can be either left floating or terminated with  $100\Omega$  across. If they are left floating there should be no trace attached.

## **LVCMOS Outputs**

If the LVCMOS output is not used, then disable the output using control pin

# **Overdriving the XTAL Interface**

The XTAL\_IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL\_OUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/ns. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. *Figure 1A* shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This

can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most  $50\Omega$  applications, R1 and R2 can be  $100\Omega$ . This can also be accomplished by removing R1 and changing R2 to  $50\Omega$ . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. *Figure 1B* shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL\_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.




Figure 1A. General Diagram for LVCMOS Driver to XTAL Input Interface





Figure 1B. General Diagram for LVPECL Driver to XTAL Input Interface

# **LVDS Driver Termination**

For a general LVDS interface, the recommended value for the termination impedance (Z<sub>T</sub>) is between 90 $\Omega$  and 132 $\Omega$ . The actual value should be selected to match the differential impedance (Z<sub>0</sub>) of your transmission line. A typical point-to-point LVDS design uses a 100 $\Omega$  parallel resistor at the receiver and a 100 $\Omega$  differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The

standard termination schematic as shown in *Figure 2A* can be used with either type of output structure. *Figure 2B*, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.



**LVDS** Termination

# **Termination for 3.3V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50\Omega$  transmission lines. Matched impedance




Figure 3A. 3.3V LVPECL Output Termination

techniques should be used to maximize operating frequency and minimize signal distortion. *Figure 3A* and *Figure 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 3B. 3.3V LVPECL Output Termination

# **Termination for 2.5V LVPECL Outputs**

Figure 4A and Figure 4B show examples of termination for 2.5V LVPECL driver. These terminations are equivalent to terminating  $50\Omega$  to  $V_{DDO} - 2V$ . For  $V_{DDO} = 2.5V$ , the  $V_{DDO} - 2V$  is very close to ground




Figure 4A. 2.5V LVPECL Driver Termination Example




Figure 4B. 2.5V LVPECL Driver Termination Example

level. The R3 in *Figure 4B* can be eliminated and the termination is shown in *Figure 4B*.




Figure 4C. 2.5V LVPECL Driver Termination Example

# **Schematic Example**

Figure 5 (next page) shows an example 8T49N4811 application schematic in which the device is operated at V<sub>DD</sub> = 3.3V.

This example focuses on functional connections and is not configuration specific. To illustrate the three level input control pins to configure the output banks, QA\_CTRL and QB\_CTRL0 are pulled to a logic 1 to enable LVDS outputs for Bank A and the first half of BankB, QB\_CTRL1 is a No Connect to place the second half of Bank B into TriState and QC\_CTRL and QD\_CTRL are pulled to a logic 0 for enabled LVPELC outputs. Refer to the pin description and functional tables in the datasheet to ensure that the logic control inputs are properly set for the application.

The 12pF parallel resonant Fox FX325BS 25MHz crystal is used with tuning capacitors C1 = C2 = 10pF recommended for frequency accuracy. Crystals with other load capacitance specifications can be used, for example, a CL=18pF crystal can be used with two 22pF tuning capacitors. Depending on the parasitics of the printed circuit board layout, the values of C1 and C2 might require a slight adjustment to optimize the frequency accuracy. For this device, the crystal tuning capacitors are required for proper operation.

Crystal layout is very important to minimize capacitive coupling between the crystal pads and leads and other metal in the circuit board. Capacitive coupling to other conductors has two adverse effects; it reduces the oscillator frequency leaving less tuning margin and noise coupling from power planes and logic transitions on signal traces can pull the phase of the crystal resonance, inducing jitter. Routing I<sup>2</sup>C under the crystal is a very common layout error, based on the assumption that it is a low frequency signal and will not affect the crystal oscillation. In fact, I<sup>2</sup>C transition times are short enough to capacitively couple into the crystal if they are routed close enough to the crystal traces.

In layout, all capacitive coupling to the crystal from any signal trace is to be minimized, that is to the XTAL\_IN and XTAL\_OUT pins, traces to the crystal pads, the crystal pads and the tuning capacitors. Using

a crystal on the top layer as an example, void all signal and power layers under the crystal connections between the top layer and the ground plane used by the 8T49N4811. Then calculate the parasitic capacity to the ground and determine if it is large enough to preclude tuning the oscillator. If the coupling is excessive, particularly if the first layer under the crystal is a ground plane, a layout option is to void the ground plane and all deeper layers until the next ground plane is reached. The ground connection of the tuning capacitors should first be made between the capacitors on the top layer, then a single ground via is dropped to connect the tuning cap ground to the ground plane as close to the 8T49N4811 as possible as shown in the schematic.

As with any high speed analog circuitry, the power supply pins are vulnerable to random noise. To achieve optimum jitter performance, power supply isolation is required. The 8T49N4811 provides separate power supplies to isolate any high switching noise from coupling into the internal PLL.

In order to achieve the best possible filtering, it is recommended that the placement of the filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1 $\mu$ f capacitor in each power pin filter should be placed on the device side. The other components can be on the opposite side of the PCB.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10 kHz. If a specific frequency noise component is known, such as switching power supplies frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.




Figure 5. 8T49N4811 Schematic Example

# **VFQFN EPAD Thermal Release Path**

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in *Figure 6*. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to 13mils (0.30 to 0.33mm) with 1oz copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Lead frame Base Package, Amkor Technology.




Figure 6. P.C. Assembly for Exposed Pad Thermal Release Path – Side View (drawing not to scale)

# **LVPECL** Power Considerations

This section provides information on power dissipation and junction temperature for the 8T49N4811. Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the 8T49N4811 is the sum of the core power plus the power dissipated due to loading. The following is the power dissipation for  $V_{DD}$  = 3.63V, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated due to loading.

- Power (core)<sub>MAX</sub> = V<sub>DD\_MAX</sub> \* I<sub>EE\_MAX</sub> = 3.63V \* 326mA = 1183.38mW
   NOTE: The current includes LVCMOS output running at 125MHz, ac-coupled and terminated.
- Power (outputs)<sub>MAX</sub> = 31mW/Loaded Output pair
   If all outputs are loaded, the total power is 10 \* 31mW = 310mW
- Dynamic Power Dissipation at 125MHz
   Power (125MHz) = C<sub>PD</sub> \* Frequency \* (V<sub>DDO</sub>)<sup>2</sup> = 18.1pF \* 125MHz \* (3.63V)<sup>2</sup> = 29.81mW per output
- Total Power\_MAX (3.63V, with all outputs switching) = 1183.38W + 310mW + 29.81mW = 1523.19mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 25.6°C/W per Table 8 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}C + 1.523W * 25.6^{\circ}C/W = 124^{\circ}C$ . This is below the limit of  $125^{\circ}C$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

## Table 8. Thermal Resistance $\theta_{\text{JA}}$ for 56-Lead VFQFN, Forced Convection

$ heta_{JA}$ by Velocity						
Meters per Second	0	1	2			
Multi-Layer PCB, JEDEC Standard Test Boards	25.6°C	19.8°C	18°C			

## 3. Calculations and Equations.

The purpose of this section is to calculate the power dissipation for the LVPECL output pair.

LVPECL output driver circuit and termination are shown in Figure 7.




Figure 7. LVPECL Driver Circuit and Termination

To calculate power dissipation per output pair due to loading, use the following equations which assume a 50 $\Omega$  load, and a termination voltage of V<sub>DD</sub> – 2V.

- For logic high,  $V_{OUT} = V_{OH\_MAX} = V_{DD\_MAX} 0.7V$ ( $V_{DD\_MAX} - V_{OH\_MAX}$ ) = 0.7V
- For logic low,  $V_{OUT} = V_{OL\_MAX} = V_{DD\_MAX} 1.6V$ ( $V_{DD\_MAX} - V_{OL\_MAX}$ ) = 1.6V

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

 $Pd_{H} = [(V_{OH_{MAX}} - (V_{DD_{MAX}} - 2V))/R_{L}] * (V_{DD_{MAX}} - V_{OH_{MAX}}) = [(2V - (V_{DD_{MAX}} - V_{OH_{MAX}}))/R_{L}] * (V_{DD_{MAX}} - V_{OH_{MAX}}) = [(2V - 0.7V)/50\Omega] * 0.7V = 18.2mW$ 

 $Pd_{L} = [(V_{OL_{MAX}} - (V_{DD_{MAX}} - 2V))/R_{L}] * (V_{DD_{MAX}} - V_{OL_{MAX}}) = [(2V - (V_{DD_{MAX}} - V_{OL_{MAX}}))/R_{L}] * (V_{DD_{MAX}} - V_{OL_{MAX}}) = [(2V - 1.6V)/50\Omega] * 1.6V = 12.8mW$ 

Total Power Dissipation per output pair =  $Pd_H + Pd_L = 31mW$ 

# **LVDS Power Considerations**

This section provides information on power dissipation and junction temperature for the 8T49N4811 for all outputs that are configured to LVDS. Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the 8T49N4811 the sum of the core power plus the power dissipated due to loading. The following is the power dissipation for  $V_{DD} = 3.3V + 10\% = 3.63V$ , which gives worst case results.

- The maximum current at 85°C is as follows: I<sub>DD MAX</sub> = 373mA, I<sub>DDA MAX</sub> = 43mA
- Dynamic Power Dissipation at 125MHz, (D1 LVCMOS output)
   Dynamic\_Power(D1) = CPD \* Frequency \* V<sub>DD ODS</sub><sup>2</sup> = 18.1pF \* 125MHz \* 3.63V<sup>2</sup> = 29.81mW
- Total Power\_MAX = (3.63V \* (373mA + 43mA)) + Dynamic\_Power(D1) = 1510.08mW + 29.81mW = 1539.89mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

Tj = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 25.6°C/W per Table 9 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85°C + 1.540W \* 25.6°C/W = 124.4°C. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### Table 9. Thermal Resistance $\theta_{JA}$ for 56-Lead VFQFN, Forced Convection

$\theta_{JA}$ by Velocity						
Meters per Second	0	1	2			
Multi-Layer PCB, JEDEC Standard Test Boards	25.6°C/W	19.8°C/W	18°C/W			

# **Reliability Information**

# Table 10. $\theta_{JA}$ vs. Air Flow Table for a 56-Lead VFQFN


$ heta_{JA}$ vs. Air Flow						
Meters per Second	0	1	2			
Multi-Layer PCB, JEDEC Standard Test Boards	25.6°C/W	19.8°C/W	18°C/W			

NOTE: Theta JA ( $\theta_{JA}$ ) values calculated using a 4-layer JEDEC PCB (114.3mm x 101.6mm), with 2oz. (70 $\mu$ m) copper plating on all four layers.

#### Transistor Count


The transistor count for 8T49N4811 is: 177,252

# 56-Lead VFQFN NL Package Outline




# 56-Lead VFQFN NL Package Outline, continued

RENESAS



# RENESAS



# 56-Lead VFQFN NL Package Outline, continued

# **Ordering Information**

# Table 11. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
8T49N4811NLGI	IDT8T49N4811NLGI	"Lead-Free" 56-Lead VFQFN	Tray	-40°C to +85°C
8T49N4811NLGI8	IDT8T49N4811NLGI	"Lead-Free" 56-Lead VFQFN	Tape & Reel	-40°C to +85°C

# **Revision History Sheet**

Rev	Table	Page	Description of Change	Date
A	T5A & T5B	10	Datasheet error updated for $I_{DDA}$ specification. $I_{EE}$ is accurate and is inclusive of $I_{DDA}$ . No changes to manufacturing test specification. Updated data sheet format.	3/30/15
В	Τ7	13 14	AC Characteristics Table - added maximum specs for <i>Random Phase Jitter, RMS.</i> Replaced <i>Typical Phase Noise</i> plot. Deleted "IDT" prefix and "I" suffix from part number.	11/12/15



#### IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

## **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/