

Description

The 5PB11xx is a high-performance LVCMOS clock buffer family of devices. It has an additive phase jitter of 50fs RMS.

There are five different fan-out variations available: 1:2 to 1:10.

The 5PB11xx supports a synchronous glitch-free output enable (OE) function to eliminate any potential intermediate incorrect output clock cycles when enabling or disabling outputs. It can operate from a 1.8V to 3.3V supply.

The 5PB1104 is also available in an Automotive Grade 1, AEC-Q100 qualified version.


Typical Applications

- Industrial applications
- Automotive applications

Features

- High-performance 1:2, 1:4, 1:6, 1:8, 1:10 LVCMOS clock buffer
- Very low pin-to-pin skew: < 50ps
- Very low additive jitter: < 50fs
- Supply voltage: 1.8V to 3.3V
- 3.3V tolerant input clock
- f_{MAX} = 200MHz
- Integrated serial termination for 50Ω channel
- Packaged in 8-, 14-, 16-, 20-pin TSSOP and as small as 2 × 2 mm DFN and VFQFPN packages
- Industrial (-40°C to +85°C) and extended (-40°C to +105°C) temperature ranges
- 5PB1104 available in AEC-Q100 qualified, Automotive Grade 1 (-40°C to +125°C)

Block Diagram






Contents

Description	. 1
Typical Applications	. 1
Features	. 1
Block Diagram	. 1
Pin Assignments–TSSOP Packages	. 3
Pin Descriptions-TSSOP Packages	. 3
Pin Assignments–DFN/VFQFPN Packages	. 4
Pin Descriptions–DFN/VFQFPN Packages	. 4
Output Logic Table	. 5
Absolute Maximum Ratings	. 5
Recommended Operating Conditions	. 5
Thermal Characteristics	. 6
DC Electrical Characteristics	. 7
AC Electrical Characteristics	10
Phase Noise Plots	13
Test Load and Circuit	14
Package Outline Drawings	14
Marking Diagrams (Industrial)	15
Marking Diagrams (Extended)	16
Marking Diagrams (Automotive)	
Ordering Information (Industrial)	
Ordering Information (Extended)	18
Ordering Information (Automotive)	18
Revision History	10



Pin Assignments-TSSOP Packages

Figure 1. Pin Assignments for TSSOP Packages



Pin Descriptions-TSSOP Packages


Table 1. Pin Descriptions for TSSOP Packages


Device Number		Clock Output Enable	LVCMOS Clock Output	Supply Voltage	Ground
		1G	Y0, Y1, Y9	V _{DD}	GND
5PB1102PGG	1	2	3, 8	6	4
5PB1104PGG	1	2	3, 8, 5, 7	6	4
5PB1106PGG	1	2	3, 14, 11, 13, 6, 9	5, 8, 12	4, 7, 10
5PB1108PGG	1	2	3, 16, 13, 15, 6, 11, 8, 9	5, 10, 14	4, 7, 12
5PB1110PGG	1	2	3, 20, 17, 19, 6, 15, 8, 13, 12, 10	6	4, 7, 11, 16




Pin Assignments-DFN/VFQFPN Packages


Figure 2. Pin Assignments for DFN/QFN Packages







 \prec



Pin Descriptions-DFN/VFQFPN Packages

Table 2. Pin Descriptions for DFN/VFQFPN Packages

Device Number	LVCMOS Clock Input	Clock Output Enable	LVCMOS Clock Output	Supply Voltage	Ground
CLKIN		1G	Y0, Y1, Y9	V _{DD}	GND
5PB1102CMG	1	2	3, 8	6	4
5PB1104CMG 5PB1104CMT	1	2	3, 5, 7, 8	6	4
5PB1106CMG	15	16	1, 4, 9, 11, 13, 14	3, 8, 12	2, 5, 10
5PB1108CMG	15	16	1, 4, 6, 7, 9, 11, 13, 14	3, 8, 12	2, 5, 10
5PB1110NDG	19	20	1, 4, 6, 8, 10, 11, 13, 15, 17, 18	3, 7, 12, 16	2, 5, 9, 14



Output Logic Table

Inp	Output	
CLKIN	1G	Yn
X	L	L
L	Н	L
Н	Н	Н

After at least three cycles of input clock toggling. Output Enable function is asynchronous to eliminate any intermediate incorrect output clock cycles during transition which may cause frequency peaking to the downstream device.

Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the 5PB11xx at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 3. Absolute Maximum Ratings

ltem	Rating
Supply Voltage, V _{DD}	3.8V
Output Enable and All Outputs	-0.4 V to V _{DD} + 0.5 V
Input Voltage, CLKIN	-0.4 V to 3.465V
Ambient Operating Temperature (Industrial)	-40 to +85°C
Ambient Operating Temperature (Extended)	-40 to +105°C
Ambient Operating Temperature (Automotive Grade 1)	-40 to +125°C
Storage Temperature	-65 to +150°C
Junction Temperature	125°C
Soldering Temperature	260°C

Recommended Operating Conditions

Table 4. Recommended Operating Conditions

Parameter	Minimum	Typical	Maximum	Units
Ambient Operating Temperature (Industrial)	-40		+85	
Ambient Operating Temperature (Extended)	-40		+105	
Ambient Operating Temperature (Automotive Grade 1)	-40		+125	°C
Power Supply Voltage (measured in respect to GND)	+1.71		+3.465	V



Thermal Characteristics

Table 5. Thermal Characteristics

Package	Applies to	Θ _{JA}	Θ _{JC}	Θ _{JB}	Units
8-TSSOP	5PB1102PGG, 5PB1104PGG	122.0	58.2	139.3	°C/W; still air
14-TSSOP	5PB1106PGG	84.5	44.2	64.5	°C/W; still air
16-TSSOP	5PB1108PGG	80.9	43.3	60.1	°C/W; still air
20-TSSOP	5PB1110PGG	72.5	37.9	49.8	°C/W; still air
8-DFN	5PB1102CMG, 5PB1104CMG 5PB1104CMT	120.2	99.4	63.3	°C/W; still air
16-VFQFPN	5PB1106CMG, 5PB1108CMG	115.6	83.1	61.8	°C/W; still air
20-VFQFPN	5PB1110NDG	49.6	94.7	5.1	°C/W; still air



DC Electrical Characteristics

 V_{DD} = 1.8V, 2.5V, or 3.3V (see tables below)

Table 6. DC Electrical Characteristics – V_{DD} = 1.8V ±5%

Symbol	Parameter	Applies to	Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Operating Voltage	All devices		1.71	1.8	1.89	V
V _{IH}	Input High Voltage, CLKIN [1]	All devices		0.7 × V _{DD}			V
V _{IL}	Input Low Voltage, CLKIN [1]	All devices				0.3 × V _{DD}	V
V _{IH}	Input High Voltage, 1G	All devices		1.6		V_{DD}	V
V _{IL}	Input Low Voltage, 1G	All devices				0.6	V
V _{OH}	Output High Voltage	Industrial and Extended [2]	I _{OH} = -5mA.	1.4			V
	Output High Voltage	Automotive [3]	I _{OH} = -5mA.	1.2			V
V _{OL}	Output Low Voltage	Industrial and Extended ^[2]	I _{OL} = 5mA.			0.4	V
OL	Output Low Voltage	Automotive [3]	I _{OL} = 5mA.			0.45	V
Z _O	Nominal Output Impedance	All devices			50		Ω
C _{IN}	Input Capacitance	All devices	CLKIN, 1G pin.		5		pF
	Operating Supply Current, 5PB1102				6	8	
	Operating Supply Current, 5PB1104]			12	13	
I _{DD}	Operating Supply Current, 5PB1106	Industrial and Extended ^[2]	100MHz, no load, 25°C.		15	18	mA
	Operating Supply Current, 5PB1108				20	23	
	Operating Supply Current, 5PB1110				23	27	
			$0.001MHz, C_L = 5pF.$		0.7	1	
			0.008MHz, C _L = 5pF.		0.7	1	
	Operating Supply Current	Automotive [3]	40MHz, C _L = 5pF.		11	13	mA
I _{DD}	Operating Supply Current	Automotive	100MHz, C _L = 5pF.		25	30	
			156.25MHz, C _L = 5pF.		37	47	
			200MHz, C _L = 5pF.		39	57	

 $^{^{[1]}}$ Nominal switching threshold is $V_{DD}/2$.

 $^{^{[2]}}$ 5PB11xxPGGI, 5PB11xxPGGK, 5PB11xxCMGI, 5PB11xxCMGK. T_A = -40°C to +105°C unless stated otherwise.

 $^{^{[3]}}$ 5PB1104CMG1 and 5PB1104CMT1 only. T_A = -40°C to +125°C unless stated otherwise.



Table 7. DC Electrical Characteristics – V_{DD} = 2.5V $\pm 5\%$

Symbol	Parameter	Applies to	Conditions	Minimum	Typical	Maximum	Units
V _{DD}	Operating Voltage	All devices		2.375	2.5	2.625	V
V _{IH}	Input High Voltage, CLKIN [1]	All devices		0.7 × V _{DD}			V
V _{IL}	Input Low Voltage, CLKIN [1]	All devices				0.3 × V _{DD}	V
V _{IH}	Input High Voltage, 1G	All devices		1.8		V_{DD}	V
V _{IL}	Input Low Voltage, 1G	All devices				0.7	V
V _{OH}	Output High Voltage	Industrial and Extended [2]	I _{OH} = -8mA.	1.9			V
J	Output High Voltage	Automotive [3]	I _{OH} = -8mA.	1.6			V
V _{OL}	Output Low Voltage	Industrial and Extended ^[2]	I _{OL} = 8mA.			0.5	V
OL.	Output Low Voltage	Automotive [3]	I _{OL} = 8mA.			0.625	V
Z _O	Nominal Output Impedance	All devices			50		Ω
C _{IN}	Input Capacitance	All devices	CLKIN, 1G pin.		5		pF
	Operating Supply Current, 5PB1102				9	11	
	Operating Supply Current, 5PB1104]			15	18	
I _{DD}	Operating Supply Current, 5PB1106	Industrial and Extended ^[2]	100MHz, no load, 25°C.		21	24	mA
	Operating Supply Current, 5PB1108				27	31	
	Operating Supply Current, 5PB1110				32	37	
			0.001MHz, C _L = 5pF.		0.9	1.3	
			$0.008MHz, C_L = 5pF.$		0.9	1.3	
l	Operating Supply Current	Automotive [3]	40MHz, C _L = 5pF.		15	17	mA
I _{DD}	Operating Supply Current	Automotive	100MHz, C _L = 5pF.		35	42	
			156.25MHz, C _L = 5pF.		52	67	
			200MHz, C _L = 5pF.		56	80	

 $^{^{[1]}}$ Nominal switching threshold is $V_{DD}/2$.

 $^{^{[2]} \ 5}PB11xxPGGI, \ 5PB11xxPGGK, \ 5PB11xxCMGI, \ 5PB11xxCMGK. \ T_A = -40 ^{\circ}C \ to \ +105 ^{\circ}C \ unless \ stated \ otherwise.$

 $^{^{[3]}}$ 5PB1104CMG1 and 5PB1104CMT1 only. T_A = -40°C to +125°C unless stated otherwise.



Table 8. DC Electrical Characteristics – V_{DD} = 3.3V $\pm 5\%$

Symbol	Parameter	Applies to	Conditions	Minimum	Typical	Maximum	Units	
V _{DD}	Operating Voltage	All devices		3.135	3.3	3.465	V	
V _{IH}	Input High Voltage, CLKIN [1]	All devices		0.7 × V _{DD}			V	
V _{IL}	Input Low Voltage, CLKIN [1]	All devices				0.3 × V _{DD}	V	
V _{IH}	Input High Voltage, 1G	Industrial and Extended ^[2]		2.0		V _{DD}	V	
V _{IH}	Input High Voltage, 1G	Automotive [3]		2.1		V_{DD}	V	
V _{IL}	Input Low Voltage, 1G	All devices				0.8	V	
V _{OH}	Output High Voltage	Industrial and Extended ^[2]	I _{OH} = -12mA.	2.4			V	
	Output High Voltage	Automotive [3]	I _{OH} = -12mA.	2.1			V	
V _{OL}	Output Low Voltage	Industrial and Extended ^[2]	I _{OL} = 12mA.			0.7	V	
0-	Output Low Voltage	Automotive [3]	I _{OL} = 12mA.			0.825	V	
Z _O	Nominal Output Impedance	All devices			50		Ω	
C _{IN}	Input Capacitance	All devices	CLKIN, 1G pin.		5		pF	
	Operating Supply Current, 5PB1102				12	13		
	Operating Supply Current, 5PB1104]			20	22		
I_{DD}	Operating Supply Current, 5PB1106	Industrial and Extended ^[2]	100MHz, no load, 25°C.		25	30	mA	
	Operating Supply Current, 5PB1108				35	38		
	Operating Supply Current, 5PB1110				40	45		
			0.001MHz, C _L = 5pF.		1.2	1.7		
			0.008MHz, C _L = 5pF.		1.2	1.7		
		Automotive [3]	40MHz, C _L = 5pF.		19	22		
I _{DD}	Operating Supply Current	Varioundline , ,	100MHz, C _L = 5pF.		45	54	mA	
			156.25MHz, C _L = 5pF.		67	87		
			200MHz, C _L = 5pF.		75	107		

 $^{^{[1]}}$ Nominal switching threshold is $V_{DD}/2$.

 $^{^{[2]} \ 5}PB11xxPGGI, \ 5PB11xxPGGK, \ 5PB11xxCMGI, \ 5PB11xxCMGK. \ T_A = -40 ^{\circ}C \ to \ +105 ^{\circ}C \ unless \ stated \ otherwise.$

 $^{^{[3]}}$ 5PB1104CMG1 and 5PB1104CMT1 only. T_A = -40°C to +125°C unless stated otherwise.



AC Electrical Characteristics

 V_{DD} = 1.8V, 2.5V, or 3.3V (see tables below).

Table 9. AC Electrical Characteristics – V_{DD} = 1.8V ±5%

Symbol	Parameter	Applies to	Conditions	Minimum	Typical	Maximum	Units
	Input Frequency	All devices		0		200	MHz
t _{OR}	Output Rise Time (2pF load)	Industrial and Extended [1]	0.36V to 1.44V, C _L = 2pF.		0.5	0.75	ns
t _{OF}	Output Fall Time (2pF load)	Industrial and Extended [1]	1.44V to 0.36V, C _L = 2pF.		0.5	0.75	ns
t _{OR}	Output Rise Time (5pF load)	Industrial and Extended [1]	0.36V to 1.44V, C _L = 5pF.		0.8	1.0	ns
t _{OF}	Output Fall Time (5pF load)	Industrial and Extended [1]	1.44V to 0.36V, C _L = 5pF.		0.8	1.0	ns
t _{OR}	Output Rise Time (5pF load)	Automotive [2]	0.36V to 1.44V, C _L = 5pF.		0.65	1.2	ns
t _{OF}	Output Fall Time (5pF load)	Automotive [2]	1.44V to 0.36V, C _L = 5pF.		0.65	1.2	ns
t _{START-UP}	Start-up Time	All devices	Part start-up time for valid outputs after V _{DD} ramp-up.			3	ms
t _{PD}	Propagation Delay [3]	Industrial and Extended ^[1]		1.5		2.5	ns
		Automotive [2]		1.0		3.4	ns
	Buffer Additive Phase Jitter, RMS	Industrial and Extended [1]	156.25MHz, Integration Range: 12kHz–20MHz.			0.05	ps
	buller Adultive Fliase Sitter, KWS	Automotive [2]	156.25MHz, Integration Range: 12kHz–20MHz.			0.06	ps
	Output to Output Skew, 5PB1102/04	Industrial and Extended ^[1]	Rising edges at V _{DD} /2. ^[4]		35	50	ps
	Output to Output Skew, 5PB1106	Industrial and Extended [1]	Rising edges at V _{DD} /2. ^[4]		35	58	ps
	Output to Output Skew, 5PB1108/10	Industrial and Extended ^[1]	Rising edges at V _{DD} /2. [4]		45	65	ps
	Output to Output Skew	Automotive [2]	Rising edges at V _{DD} /2. [4]		35	87	ps
	Device to Device Skew	All devices	Rising edges at V _{DD} /2.			200	ps
t _{EN}	Output Enable Time	All devices	C _L <u><</u> 5pF.			3	cycles
t _{DIS}	Output Disable Time	All devices	C _L ≤ 5pF.			3	cycles
t _{DC}	Duty Cycle ^[5]	All devices			50		%

 $^{^1}$ 5PB11xxPGGI, 5PB11xxPGGK, 5PB11xxCMGI, 5PB11xxCMGK. T $_{\rm A}$ = -40 $^{\circ}$ C to +105 $^{\circ}$ C unless stated otherwise.

 $^{^2}$ 5PB1104CMG1 and 5PB1104CMT1 only. T $_{\!A}$ = -40 $^{\circ}$ C to +125 $^{\circ}$ C unless stated otherwise.

³ With rail-to-rail input clock.

⁴ Between any 2 outputs with equal loading.

⁵ Duty cycle on outputs will match incoming clock duty cycle when VIH on CLKIN pin equals VDD power supply voltage. Consult IDT for tight duty cycle clock generators.



Table 10. AC Electrical Characteristics – V_{DD} = 2.5V ±5%

Symbol	Parameter	Applies to	Conditions	Minimum	Typical	Maximum	Units
	Input Frequency	All devices		0		200	MHz
t _{OR}	Output Rise Time (2pF load)	Industrial and Extended [1]	0.5V to 2.0V, C _L = 2pF.		0.4	0.7	ns
t _{OF}	Output Fall Time (2pF load)	Industrial and Extended [1]	2.0V to 0.5V, C _L = 2pF.		0.4	0.7	ns
t _{OR}	Output Rise Time (5pF load)	Industrial and Extended [1]	0.5V to 2.0V, C _L = 5pF.		0.75	1.0	ns
t _{OF}	Output Fall Time (5pF load)	Industrial and Extended ^[1]	2.0V to 0.5V, C _L = 5pF.		0.75	1.0	ns
t _{OR}	Output Rise Time (5pF load)	Automotive [2]	0.5V to 2.0V, C _L = 5pF.		0.63	1.2	ns
t _{OF}	Output Fall Time (5pF load)	Automotive [2]	2.0V to 0.5V, C _L = 5pF.		0.63	1.2	ns
t _{START-UP}	Start-up Time	All devices	Part start-up time for valid outputs after V _{DD} ramp-up.			3	ms
	Propagation Delay, 5PB1102/04 ^[3]	Industrial and Extended [1]		1.9		2.9	ns
t _{PD}	Propagation Delay, 5PB1106/08 ^[3]	Industrial and Extended [1]		2.0		3.3	ns
	Propagation Delay, 5PB1110 [3]	Industrial and Extended ^[1]		2.0		3.0	ns
	Propagation Delay [3]	Automotive [2]		1.0		4.5	ns
	Buffer Additive Phase Jitter, RMS	Industrial and Extended [1]	156.25MHz, Integration Range: 12kHz–20MHz.			0.05	ps
	Bullet Adultive Fliase Sitter, Nivio	Automotive [2]	156.25MHz, Integration Range: 12kHz–20MHz.			0.06	ps
	Output to Output Skew, 5PB1102/04	Industrial and Extended [1]	Rising edges at V _{DD} /2. ^[4]		35	50	ps
	Output to Output Skew, 5PB1106	Industrial and Extended [1]	Rising edges at V _{DD} /2. ^[4]		35	58	ps
	Output to Output Skew, 5PB1108/10	Industrial and Extended [1]	Rising edges at V _{DD} /2. [4]		45	65	ps
	Output to Output Skew	Automotive [2]	Rising edges at V _{DD} /2. [4]		35	87	ps
	Device to Device Skew	All devices	Rising edges at V _{DD} /2.			200	ps
t _{EN}	Output Enable Time	All devices	C _L <u><</u> 5pF.			3	cycles
t _{DIS}	Output Disable Time	All devices	C _L ≤ 5pF.			3	cycles
t_{DC}	Duty Cycle ^[5]	All devices			50		%

 $^{^{1}}$ 5PB11xxPGGI, 5PB11xxPGGK, 5PB11xxCMGI, 5PB11xxCMGK. T_{A} = -40°C to +105°C unless stated otherwise.

 $^{^2}$ 5PB1104CMG1 and 5PB1104CMT1 only. $\rm T_A$ = -40 $^{\circ} \rm C$ to +125 $^{\circ} \rm C$ unless stated otherwise.

³ With rail-to-rail input clock.

⁴ Between any 2 outputs with equal loading.

⁵ Duty cycle on outputs will match incoming clock duty cycle when VIH on CLKIN pin equals VDD power supply voltage. Consult IDT for tight duty cycle clock generators.



Table 11. AC Electrical Characteristics – V_{DD} = 3.3V ±5%

Symbol	Parameter	Applies to	Conditions	Minimum	Typical	Maximum	Units
	Input Frequency	All devices		0		200	MHz
t _{OR}	Output Rise Time (2pF load)	Industrial and Extended [1]	0.66V to 2.64V, C _L = 2pF.		0.45	0.6	ns
t _{OF}	Output Fall Time (2pF load)	Industrial and Extended ^[1]	2.64V to 0.66V, C _L = 2pF.		0.45	0.6	ns
t _{OR}	Output Rise Time (5pF load)	Industrial and Extended ^[1]	0.66V to 2.64V, C _L = 5pF.		0.7	1.0	ns
t _{OF}	Output Fall Time (5pF load)	Industrial and Extended ^[1]	2.64V to 0.66V, C _L = 5pF.		0.7	1.0	ns
t _{OR}	Output Rise Time (5pF load)	Automotive [2]	0.66V to 2.64V, C _L = 5pF.		0.61	1.2	ns
t _{OF}	Output Fall Time (5pF load)	Automotive [2]	2.64V to 0.66V, C _L = 5pF.		0.61	1.2	ns
t _{START-UP}	Start-up Time	All devices	Part start-up time for valid outputs after V _{DD} ramp-up.			3	ms
	Propagation Delay, 5PB1102/04 ^[3]	Industrial and Extended [1]		1.7		2.4	ns
t _{PD}	Propagation Delay, 5PB1106/08 ^[3]	Industrial and Extended [1]		1.7		2.7	ns
	Propagation Delay, 5PB1110 [3]	Industrial and Extended [1]		1.7		2.5	ns
	Propagation Delay [3]	Automotive [2]		1.0		3.4	ns
	Buffer Additive Phase Jitter, RMS	All devices	156.25MHz, Integration Range: 12kHz–20MHz.			0.05	ps
	Output to Output Skew, 5PB1102/04	Industrial and Extended [1]	Rising edges at V _{DD} /2. [4]		35	50	ps
	Output to Output Skew, 5PB1106	Industrial and Extended ^[1]	Rising edges at V _{DD} /2. ^[4]		35	58	ps
	Output to Output Skew, 5PB1108/10	Industrial and Extended ^[1]	Rising edges at V _{DD} /2. [4]		45	65	ps
	Output to Output Skew	Automotive [2]	Rising edges at V _{DD} /2. [4]		35	87	ps
	Device to Device Skew	All devices	Rising edges at V _{DD} /2.			200	ps
t _{EN}	Output Enable Time	All devices	C _L ≤ 5pF.			3	cycles
t _{DIS}	Output Disable Time	All devices	C _L ≤ 5pF.			3	cycles
t _{DC}	Duty Cycle ^[5]	All devices			50		%

 $^{^{1}}$ 5PB11xxPGGI, 5PB11xxPGGK, 5PB11xxCMGI, 5PB11xxCMGK. T_{A} = -40°C to +105°C unless stated otherwise.

 $^{^2}$ 5PB1104CMG1 and 5PB1104CMT1 only. T_A = -40 $^{\circ}$ C to +125 $^{\circ}$ C unless stated otherwise.

³ With rail-to-rail input clock.


⁴ Between any 2 outputs with equal loading.

⁵ Duty cycle on outputs will match incoming clock duty cycle when VIH on CLKIN pin equals VDD power supply voltage. Consult IDT for tight duty cycle clock generators.




Phase Noise Plots

The phase noise plots show the low additive jitter of the 5PB11xx high-performance buffer. With an integration range of 12kHz to 20MHz, the reference input has about 58.9fs of RMS phase jitter while the output of 5PB11xx has about 70.9fs of RMS phase jitter. This results in a low additive phase jitter of only 39fs.




Reference Phase Noise 58.9fs (12kHz to 20MHz)



Output Phase Noise 70.9fs (12kHz to 20MHz)



Test Load and Circuit



Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

www.idt.com/document/psc/8-tssop-package-outline-drawing-44-mm-body-065mm-pitch-pgg8d1

www.idt.com/document/psc/14-tssop-package-outline-drawing-44mm-body-065mm-pitch-pgg14t1

www.idt.com/document/psc/16-tssop-package-outline-drawing-44mm-body-065mm-pitch-pgg16t1

www.idt.com/document/psc/20-tssop-package-outline-drawing-44-mm-body-065mm-pitch-pgg20d1

www.idt.com/document/psc/cmg8-package-outline-drawing-20-x-20-x-05-mm-body-05mm-pitch-dfn


www.idt.com/document/psc/cmg16-package-outline-drawing-25-x-25-x-05-mm-body-040mm-pitch-vfqfpn


www.idt.com/document/psc/20-vfqfpn-package-outline-drawing-30-x-30-x-090-mm-040mm-pitch-165-x-165-mm-epad-ndg20p2

www.idt.com/document/psc/dfn-8-package-outline-drawing-20-x-20-x-075-mm-body-050mm-pitch-cmt8d1



Marking Diagrams (Industrial)






- "AA" denotes the last two digits of the part number for 8-TSSOP and DFN (e.g. 02, 04).
- "**" is the lot sequence.
- "XXX" denotes the last three characters of the Asm lot (20-VFQFPN only).
- "YYWW", "YWW", "YW", or "Y" is the last digit(s) of the year and work week that the part was assembled.
- "\$" denotes the mark code.
- "G" after the two-letter package code denotes RoHS compliant package.
- "I" denotes industrial temperature range device.
- Bottom marking: LOT and COO (TSSOP only).



Marking Diagrams (Extended)




- "AA" denotes the last two digits of the part number for 8-TSSOP and DFN (e.g. 02, 04).
- "**" is the lot sequence.
- "XXX" denotes the last three characters of the Asm lot (20-VFQFPN only).
- "YYWW", "YWW", "YW", or "Y" is the last digit(s) of the year and week that the part was assembled.

20-pin VFQFPN

- "\$" denotes the mark code.
- "G" after the two-letter package code denotes RoHS compliant package.
- "K" denotes extended temperature range device.
- Bottom marking: LOT and COO (TSSOP only).

Marking Diagrams (Automotive)



- Line 1: truncated part number; last number is the temperature grade: 1 = Automotive Grade 1.
- "YW" is the last digit of the year and work week that the part was assembled.
- "**" denotes the lot sequence number.



Ordering Information (Industrial)

Orderable Part Number	Package	Carrier Type	Temperature
5PB1102PGGI		Tubes	
5PB1102PGGI8	4.4mm hady 9.TCCOD	Tape and Reel	
5PB1104PGGI	4.4mm body, 8-TSSOP	Tubes	
5PB1104PGGI8		Tape and Reel	
5PB1106PGGI	4.4mm hady 14.TCCOD	Tubes	
5PB1106PGGI8	4.4mm body, 14-TSSOP	Tape and Reel	
5PB1108PGGI	4.4mm body, 16-TSSOP	Tubes	
5PB1108PGGI8	4.411111 body, 10-1330P	Tape and Reel	
5PB1110PGGI	4.4mm body, 20-TSSOP	Tubes	
5PB1110PGGI8	4.411111 body, 20-1550P	Tape and Reel	
5PB1102CMGI		Cut Tape	-40 to +85°C
5PB1102CMGI8		Tape and Reel	
5PB1104CMGI	2.0 × 2.0 × 0.5 mm, 8-DFN	Cut Tape	
5PB1104CMGI8		Tape and Reel	
5PB1104CMGI/W*		Tape and Reel	
5PB1106CMGI		Cut Tape	
5PB1106CMGI8	2.5 × 2.5 × 0.5 mm,16-VFQFPN	Tape and Reel	
5PB1108CMGI	2.5 * 2.5 * 0.5 IIIII, 10-VFQFPN	Cut Tape	
5PB1108CMGI8		Tape and Reel	
5PB1110NDGI	3.0 × 3.0 × 0.90 mm, 20-VFQFPN	Tubes	
5PB1110NDGI8	3.0 ^ 3.0 ^ 0.30 IIIIII, 20-VFQFPN	Tape and Reel	

^{* &}quot;/W" stands for tape and reel with pin 1 orientation: EIA-481-D. All other tape and reels options come with EIA-481-C pin 1 orientation.



Ordering Information (Extended)

Orderable Part Number	Package	Carrier Type	Temperature
5PB1102PGGK		Tubes	
5PB1102PGGK8	4.4mm body, 8-TSSOP	Tape and Reel	
5PB1104PGGK		Tubes	
5PB1104PGGK8		Tape and Reel	
5PB1106PGGK	4.4mm hady 14.TCCOD	Tubes	
5PB1106PGGK8	4.4mm body, 14-TSSOP	Tape and Reel	
5PB1108PGGK	4 4mm hady 16 TCCOD	Tubes	
5PB1108PGGK8	4.4mm body, 16-TSSOP	Tape and Reel	
5PB1110PGGK	4.4mm body, 20-TSSOP	Tubes	
5PB1110PGGK8		Tape and Reel	-40 to +105°C
5PB1102CMGK		Cut Tape	-40 to +103 C
5PB1102CMGK8	2.0 × 2.0 × 0.5 mm, 8-DFN	Tape and Reel	
5PB1104CMGK	2.0 ^ 2.0 ^ 0.3 iiiii, 0-Di ii	Cut Tape	
5PB1104CMGK8		Tape and Reel	
5PB1106CMGK		Cut Tape	
5PB1106CMGK8	2.5 × 2.5 × 0.5 mm 16 VEOEDN	Tape and Reel	
5PB1108CMGK	2.5 × 2.5 × 0.5 mm,16-VFQFPN —	Cut Tape	
5PB1108CMGK8		Tape and Reel	
5PB1110NDGK	3.0 × 3.0 × 0.90 mm, 20-VFQFPN	Tubes	
5PB1110NDGK8	3.0 ^ 0.0 ^ 0.30 IIIII, 20-VFQFFN	Tape and Reel	

[&]quot;G" after the two-letter package code denotes Pb-Free configuration, RoHS compliant.

Ordering Information (Automotive)

Orderable Part Number	Package	Carrier Type	Temperature
5PB1104CMG1	2.0 × 2.0 × 0.5 mm, 8-DFN	Cut Tape	-40° to +125°C
5PB1104CMG18	2.0 ^ 2.0 ^ 0.5 IIIIII, 0-DFN	Tape and Reel	-40 (0+125 C
5PB1104CMT1	2.0 × 2.0 × 0.5 mm, 8-DFN,	Cut Tape	-40° to +125°C
5PB1104CMT18	Wettable flank	Tape and Reel	-40 (0 + 125 C





Revision History


Revision Date	Description of Change
May 31, 2019	 Added 5PB1104CMT1 wettable flank package information. Updated Propagation Delay values for automotive.
December 18, 2018	 Updated t_{PD} and skew values. Added 5PB1104CMG1 automotive part information.
October 24, 2018	Initial release.





4.4 mm Body 0.65mm Pitch PGG8D1, PSC-4768-01, Rev 00, Page 1












- 1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- 2. ALL DIMENSION ARE IN MM.



4.4 mm Body 0.65mm Pitch PGG8D1, PSC-4768-01, Rev 00, Page 2




RECOMMENDED LAND PATTERN DIMENSIONS


NOTES:

Package Revision History						
Date Created Rev No. Description						
July 27, 2018	Rev 00	Initial Release				



4.4mm Body, 0.65mm Pitch PGG14T1, PSC-4056-01, Rev 02, Page 1






NOTE:



4.4mm Body, 0.65mm Pitch PGG14T1, PSC-4056-01, Rev 02, Page 2



LAND PATTERN DIMENSIONS


NOTE:


Package Revision History						
Date Created	Rev No.	Description				
Mar, 10 2017	Rev 01	Added Land Pattern				
Dec, 19 2017	Rev 02	New Format				




4.4mm Body, 0.65mm Pitch

PGG16T1, PSC-4749-01, Rev 00, Page 1








NOTE:



4.4mm Body, 0.65mm Pitch

PGG16T1, PSC-4749-01, Rev 00, Page 2




LAND PATTERN DIMENSIONS


NOTE:


Package Revision History					
Date Created	Created Rev No. Description				
Jan 26, 2018	Rev 00	Revised from PSC-4056-02 PGG16			





4.4 mm Body 0.65mm Pitch PGG20D1, PSC-4770-01, Rev 00, Page 1












NOTES:

1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982

2. ALL DIMENSION ARE IN MM.




4.4 mm Body 0.65mm Pitch PGG20D1, PSC-4770-01, Rev 00, Page 2





RECOMMENDED LAND PATTERN DIMENSIONS

NOTES:

Package Revision History						
Date Created Rev No. Description						
July 24, 2018	Rev 00	Initial Release				








- 1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- 2. ALL DIMENSIONS ARE IN MILLIMETERS

TOLERANCES UNLESS SPECIFIED DECIMAL ANGULAR XX± ± XXX± XXX± XXX±	6024 SILVER CREEK VALLEY ROAS San Jose, CA 95138 PHONE: (408) 284-8200 FAX: (408) 492-8674				/ ROAD
	TITLE	2.0	G8 Package Outline x 2.0 x 0.5 mm mm Pitch DFN		
	SIZE DRAWING No.			REV	
	C PSC-4490			01	
	DO NO	T SCAL	E DRAWING	SHEET 1	OF 2

		REVISIONS	
DATE CREATED	REV	DESCRIPTION	AUTHOR
09/18/14	00	INITIAL RELEASE	J.HUA
4/5/18	01	CHANGE VFQFN to DFN	R.C
NOTE: REFER	TO D	CP FOR OFFICIAL RELEASE DATE	




RECOMMENDED LAND PATTERN DIMENSION


- 1. ALL DIMENSION ARE IN MM. ANGLES IN DEGREES. 2. TOP DOWN VIEW. AS VIEWED.
- 3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR MOUNT DESIGN AND LAND PATTERN.

TOLERANCES UNLESS SPECIFIED DECIMAL ANGULAR XX± ± XXXX± XXXX±	6024 SILVER CREEK VALLEY ROAD San Jose, CA 95138 PHONE: (408) 284-8200 FAX: (408) 492-8674				
	TITLE	CMG8 Package Outline 2.0 x 2.0 x 0.5 mm 0.5mm Pitch DFN			
	SIZE	DRAWING No.		REV	
	C PSC-4490				
	DO NO	OT SCALE DRAWING	SHEET 2	OF 2	

REVISIONS			
DATE CREATED	REV	DESCRIPTION	AUTHOR
4/3/14	00	INITIAL RELEASE	JH
12/11/14	01	ADD PIN1 CHAMFER	JH
4/5/18	02	CHANGE QFN TO VFQFPN, RECALCULATE LAND PATTERN	RC
NOE- PEEED TO DOD FOR OFFICIAL PELEASE DATE			

PIN 1 DOT - 2.55 2.45 BY MARKING + 2.55 2.45 TOP VIEW





- 1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- 2. ALL DIMENSIONS ARE IN MILLIMETERS.

TOLERANCES UNLESS SPECIFIED DECIMAL ANGULAR X± ±1° XX± XXX±	WW	6024 Silver San Jose CA PHONE: (408) 7W.IDT.com FAX: (408) 2	A 95138 3) 284–8200	•
DRAWN	TITLE	CMG16 Package Outline 2.5 x 2.5 x 0.5 mm B 0.40mm Pitch VFQFPN		
	SIZE	DRAWING No.	,	REV
	С	PSC-4478	3	02
	DO NO	T SCALE DRAWING	SHEET 1	OF 2

REVISIONS			
DATE CREATED	REV	DESCRIPTION	AUTHOR
4/3/14	00	INITIAL RELEASE	JH
12/11/14	01	ADD PIN1 CHAMFER	JH
4/5/18	02	CHANGE QFN TO VFQFPN, RECALCULATE LAND PATTERN	RC
NOF: REFER	TO D	CP FOR OFFICIAL RELEASE DATE	

2.80 0.65 0.65 0.65 0.20 0.20 0.40 0.55

RECOMMENDED LAND PATTERN DIMENSION


- 1. ALL DIMENSIONS ARE IN MM. ANGLES IN DEGREES.
- 2. TOP DOWN VIEW AS VIEWED ON PCB.
- 3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

TOLERANCES UNLESS SPECIFIED DECIMAL ANGULAR X± ±1° XXX± XXX±	6024 Silver Creek Valle San Jose CA 95138 PHONE: (408) 284–8200 FAX: (408) 284–8591	
DRAWN	TITLE CMG16 Package Outline Drawing 2.5 x 2.5 x 0.5 mm Body 0.40mm Pitch VFQFPN	
	SIZE DRAWING No.	REV
	C PSC-4478	02
	DO NOT SCALE DRAWING SHEET 2	OF 2



20-VFQFPN Package Outline Drawing

3.0 x 3.0 x 0.90 mm, 0.40mm Pitch, 1.65 x 1.65 mm Epad NDG20P2, PSC-4179-02, Rev 01, Page 1




- 1. ALL DIMENSIONS ARE IN MM.
- 2. ALL DIMENSIONIONG AND TOLERANCING CONFORFM TOASME Y14.5-2009
- 3. PIN 1 LOCATION IDENTIFIER IS EITHER BY CHAMFER OR NOTCH



20-VFQFPN Package Outline Drawing

3.0 x 3.0 x 0.90 mm, 0.40mm Pitch, 1.65 x 1.65 mm Epad NDG20P2, PSC-4179-02, Rev 01, Page 2



RECOMMENDED LAND PATTERN DIMENSION


- 1. ALL DIMENSIONS ARE IN MM. ANGLES IN DEGREES.
- 2. TOP DOWN VIEW. AS VIEWED ON PCB.
- 3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.


Package Revision History			
Date Created	Rev No.	Description	
Sept 13, 2018	Rev 01	Change QFN to VFQFPN	
Mar 30, 2016	Rev 00	Initial Release	





DFN-8, Package Outline Drawing

2.0 x 2.0 x 0.75 mm Body, 0.50mm Pitch CMT8D1, PSC-4778-01, Rev 00, Page 1










- 1. ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- 2. ALL DIMENSIONS ARE IN MILLIMETERS



DFN-8, Package Outline Drawing

2.0 x 2.0 x 0.75 mm Body, 0.50mm Pitch CMT8D1, PSC-4778-01, Rev 00, Page 2



RECOMMENDED LAND PATTERN DIMENSION

- 1. ALL DIMENSION ARE IN MM. ANGLES IN DEGREES.
- 2. TOP DOWN VIEW. AS VIEWED.
- 3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR MOUNT DESIGN AND LAND PATTERN.

Package Revision History			
Date Created	Rev No.	Description	
Oct 23, 2018	Rev 00	Initial Release	

Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/