

## Recommended Applications

Four output synthesizer for PCIe Gen1/2/3

## General Description

The 5V41236 is a PCIe Gen1/2/3 compliant spread spectrum capable clock generator. The device has 4 differential HCSL outputs and can be used in communication or embedded systems to substantially reduce electro-magnetic interference (EMI). The spread amount and output frequency are selectable via select pins.

## Output Features

- Four 0.7V current mode differential HCSL output pairs


## Features/Benefits

- 20-TSSOP package; small board footprint
- Spread spectrum capable; reduces EMI
- Outputs can be terminated to LVDS; can drive a wider variety of devices
- Power-down pin; greater system power management
- OE control pin; greater system power management
- Spread% and frequency pin selection; no software required to configure device
- Industrial temperature range available; supports demanding embedded applications


## Key Specifications

- Cycle-to-cycle jitter < 100ps
- Output-to-output skew < 50ps
- PCIe Gen2 phase jitter < 3.0ps RMS
- PCIe Gen3 phase jitter < 1.0ps RMS

## Block Diagram



### Pin Assignment



20-pin (173 mil) TSSOP

### Spread Spectrum Selection Table

S2	S1	S0	Spread%	Spread Type	Output Frequency
0	0	0	-0.5	Down	100
0	0	1	-1.0	Down	100
0	1	0	-1.5	Down	100
0	1	1	No Spread	Not Applicable	100
1	0	0	-0.5	Down	200
1	0	1	-1.0	Down	200
1	1	0	-1.5	Down	200
1	1	1	No Spread	Not Applicable	200

## Pin Descriptions

Pin No.	Pin Name	Pin Type	Pin Description
1	VDDXD	Power	Connect to +3.3V digital supply.
2	S0	Input	Spread spectrum select pin #0. See table above. Internal pull-up resistor.
3	S1	Input	Spread spectrum select pin #1. See table above. Internal pull-up resistor.
4	S2	Input	Spread spectrum select pin #2. See table above. Internal pull-up resistor.
5	X1	Input	Crystal connection. Connect to a fundamental mode crystal or clock input.
6	X2	Output	Crystal connection. Connect to a fundamental mode crystal or leave open.
7	PD#	Input	Powers down all PLLs and tri-states outputs when low. Internal pull-up resistor.
8	OE	Input	Provides output on, tri-states output (High = enable outputs; Low = disable outputs). Internal pull-up resistor.
9	GND	Power	Connect to digital ground.
10	IREF	Output	Precision resistor attached to this pin is connected to the internal current reference.
11	CLKD#	Output	Selectable 100/200MHz spread spectrum differential complement output clock D.
12	CLKD	Output	Selectable 100/200MHz spread spectrum differential true output clock D.
13	CLKC#	Output	Selectable 100/200MHz spread spectrum differential complement output clock C.
14	CLKC	Output	Selectable 100/200MHz spread spectrum differential true output clock C.
15	VDDODA	Power	Connect to +3.3V analog supply.
16	GND	Power	Connect to analog ground.
17	CLKB#	Output	Selectable 100/200MHz spread spectrum differential complement output clock B.
18	CLKB	Output	Selectable 100/200MHz spread spectrum differential true output clock B.
19	CLKA#	Output	Selectable 100/200MHz spread spectrum differential complement output clock A.
20	CLKA	Output	Selectable 100/200MHz spread spectrum differential true output clock A.

## Application Information

### Decoupling Capacitors

As with any high-performance mixed-signal IC, the 5V41236 must be isolated from system power supply noise to perform optimally.

Decoupling capacitors of 0.01 $\mu$ F must be connected between each VDD and the PCB ground plane.

### PCB Layout Recommendations

For optimum device performance and lowest output phase noise, the following guidelines should be observed.

Each 0.01 $\mu$ F decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible. No vias should be used between decoupling capacitor and VDD pin. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via. Distance of the ferrite bead and bulk decoupling from the device is less critical.

2) An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers (the ferrite bead and bulk decoupling capacitor can be mounted on the back). Other signal traces should be routed away from the 5V41236.

This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device.

### External Components

A minimum number of external components are required for proper operation. Decoupling capacitors of 0.01 $\mu$ F should be connected between VDD and GND pairs (1,9 and 15,16) as close to the device as possible.

**On chip capacitors-** Crystal capacitors should be connected from pins X1 to ground and X2 to ground to optimize the initial accuracy. The value (in pf) of these crystal caps equal  $(C_L - 12) \times 2$  in this equation,  $C_L$  = crystal load capacitance in pf. For example, for a crystal with a 16pF load cap, each external crystal cap would be 8pF.  $[(16 - 12) \times 2] = 8$ .

### Current Reference Source $R_r$ ( $I_{ref}$ )

If board target trace impedance ( $Z$ ) is 50 $\Omega$ , then  $R_r = 475\Omega$  (1%), providing  $I_{REF}$  of 2.32mA, output current ( $I_{OH}$ ) is equal to  $6 \times I_{REF}$ .

### Load Resistors $R_L$


Since the clock outputs are open source outputs, 50 $\Omega$  external resistors to ground are to be connected at each clock output.

### Output Termination

The PCI-Express differential clock outputs of the 5V41236 are open source drivers and require an external series resistor and a resistor to ground. These resistor values and their allowable locations are shown in detail in the **PCI-Express Layout Guidelines** section.

The 5V41236 can also be configured for LVDS compatible voltage levels. See the **LVDS Compatible Layout Guidelines** section.

## Output Structures



## General PCB Layout Recommendations

For optimum device performance and lowest output phase noise, the following guidelines should be observed.



1. Each  $0.01 \mu\text{F}$  decoupling capacitor should be mounted on the component side of the board as close to the VDD pin as possible.
2. No vias should be used between decoupling capacitor and VDD pin.
3. The PCB trace to VDD pin should be kept as short as possible, as should the PCB trace to the ground via. Distance of the ferrite bead and bulk decoupling from the device is less critical.
4. An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers (any ferrite beads and bulk decoupling capacitors can be mounted on the back). Other signal traces should be routed away from the 5V41236. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device.

## Layout Guidelines

SRC Reference Clock			
Common Recommendations for Differential Routing	Dimension or Value	Unit	Figure
L1 length, route as non-coupled 50ohm trace	0.5 max	inch	1
L2 length, route as non-coupled 50ohm trace	0.2 max	inch	1
L3 length, route as non-coupled 50ohm trace	0.2 max	inch	1
Rs	33	ohm	1
Rt	49.9	ohm	1

Down Device Differential Routing			
L4 length, route as coupled microstrip 100ohm differential trace	2 min to 16 max	inch	1
L4 length, route as coupled stripline 100ohm differential trace	1.8 min to 14.4 max	inch	1


Differential Routing to PCI Express Connector			
L4 length, route as coupled microstrip 100ohm differential trace	0.25 to 14 max	inch	2
L4 length, route as coupled stripline 100ohm differential trace	0.225 min to 12.6 max	inch	2




Alternative Termination for LVDS and other Common Differential Signals (figure 3)							
Vdiff	Vp-p	Vcm	R1	R2	R3	R4	Note
0.45v	0.22v	1.08	33	150	100	100	
0.58	0.28	0.6	33	78.7	137	100	
0.80	0.40	0.6	33	78.7	none	100	ICS874003i-02 input compatible
0.60	0.3	1.2	33	174	140	100	Standard LVDS

R1a = R1b = R1


R2a = R2b = R2




Cable Connected AC Coupled Application (figure 4)		
Component	Value	Note
R5a, R5b	8.2K 5%	
R6a, R6b	1K 5%	
Cc	0.1 $\mu$ F	
Vcm	0.350 volts	



### Typical PCI-Express (HCSL) Waveform



### Typical LVDS Waveform





## Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 5V41236. These ratings are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Rating
Supply Voltage, VDD, VDDA	5.5V
All Inputs and Outputs	-0.5V to VDD+0.5V
Ambient Operating Temperature (commercial)	0 to +70°C
Ambient Operating Temperature (industrial)	-40 to +85°C
Storage Temperature	-65 to +150°C
Junction Temperature	125°C
Soldering Temperature	260°C
ESD Protection (Input)	2000V min. (HBM)

## DC Electrical Characteristics

Unless stated otherwise, **VDD = 3.3V ±5%**, Ambient Temperature -40 to +85°C

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Supply Voltage	VDD		3.135	3.3	3.465	V
Input High Voltage <sup>1</sup>	V <sub>IH</sub>	S0, S1, S2, OE, X1, PD#	2.2		VDD + 0.3	V
Input Low Voltage <sup>1</sup>	V <sub>IL</sub>	S0, S1, S2, OE, X1, PD#	VSS - 0.3		0.8	V
Input Leakage Current <sup>2</sup>	I <sub>IL</sub>	0 < V <sub>in</sub> < VDD	-5		5	μA
Operating Supply Current at 100 MHz	I <sub>DD</sub>	R <sub>S</sub> = 33Ω, R <sub>P</sub> = 50Ω, C <sub>L</sub> = 2 pF		113	125	mA
	I <sub>DDOE</sub>	OE = Low		42	50	mA
Input Capacitance	C <sub>IN</sub>	Input pin capacitance			7	pF
Output Capacitance	C <sub>OUT</sub>	Output pin capacitance			6	pF
X1, X2 Capacitance	C <sub>INX</sub>				5	pF
Pin Inductance	L <sub>PIN</sub>				5	nH
Output Impedance	Z <sub>o</sub>	CLK outputs	3.0			kΩ
Pull-up Resistance	R <sub>PUP</sub>	S0, S1, OE, S2, PD#		100		kΩ

1. Single edge is monotonic when transitioning through region.
2. Inputs with pull-ups/-downs are not included.

## AC Electrical Characteristics - CLKOUT (A:D)

Unless stated otherwise, VDD = 3.3V ±5%, Ambient Temperature -40 to +85°C

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Input Frequency				25		MHz
Output Frequency		HCSL termination	25		200	MHz
Output Max. Voltage <sup>1,2</sup>	V <sub>MAX</sub>		660	863	1150	mV
Output Min. Voltage <sup>1,2</sup>	V <sub>MIN</sub>		-300	-53		mV
Crossing Point Voltage <sup>1,2</sup>		Absolute	250	377	550	mV
Crossing Point Voltage <sup>1,2,4</sup>		Variation over all edges		45	140	mV
Jitter, Cycle-to-Cycle <sup>1,3</sup>				29	125	ps
Modulation Frequency		Spread spectrum	30	32.9	33	kHz
Rise Time <sup>1,2</sup>	t <sub>OR</sub>	From 0.175V to 0.525V	175	237	700	ps
Fall Time <sup>1,2</sup>	t <sub>OF</sub>	From 0.525V to 0.175V	175	286	700	ps
Rise/Fall Time Variation <sup>1,2</sup>				73	125	ps
Skew between Outputs				8	50	ps
Duty Cycle <sup>1,3</sup>			45	52	55	%
Output Enable Time <sup>5</sup>		All outputs			100	ns
Output Disable Time <sup>5</sup>		All outputs			100	ns
Stabilization Time	t <sub>STABLE</sub>	From power-up VDD = 3.3V		1	1.8	ms
Spread Change Time	t <sub>SPREAD</sub>	Settling period after spread change			30	ms

<sup>1</sup> Test setup is R<sub>S</sub> = 33Ω, R<sub>P</sub> = 50Ω with C<sub>L</sub> = 2pF, R<sub>r</sub> = 475Ω (1%).

<sup>2</sup> Measurement taken from a single-ended waveform.

<sup>3</sup> Measurement taken from a differential waveform.

<sup>4</sup> Measured at the crossing point where instantaneous voltages of both CLKOUT and  $\overline{\text{CLKOUT}}$  are equal.

<sup>5</sup> CLKOUT pins are tri-stated when OE is asserted low. CLKOUT is driven differential when OE is high unless its  $\overline{\text{PD}}$  = low.

## Electrical Characteristics - Differential Phase Jitter

T<sub>A</sub> = Commercial and Industrial, Supply Voltage VDD = 3.3 V +/-5%

PARAMETER	Symbol	Conditions	SPEC				Notes
			Min	Typ	Max	Units	
Jitter, Phase	t <sub>jphaseG1</sub>	PCIe Gen 1		30	86	ps (p-p)	1,2,3
	t <sub>jphaseG2Lo</sub>	PCIe Gen 2 10kHz < f < 1.5MHz		1	3	ps (RMS)	1,2,3
	t <sub>jphaseG2High</sub>	PCIe Gen 2 1.5MHz < f < Nyquist (50MHz)		2.3	3.1	ps (RMS)	1,2,3
	t <sub>jphaseG3</sub>	PCIe Gen 3		0.7	1	ps (RMS)	1,2,3

<sup>1</sup>Guaranteed by design and characterization, not 100% tested in production.


<sup>2</sup>See <http://www.pcisig.com> for complete specs

<sup>3</sup>Applies to 100MHz, spread off and 0.5% down spread only.


## Thermal Characteristics

Parameter	Symbol	Conditions	Min.	Typ.	Max.	Units
Thermal Resistance Junction to Ambient	$\theta_{JA}$	Still air		93		°C/W
	$\theta_{JA}$	1 m/s air flow		78		°C/W
	$\theta_{JA}$	3 m/s air flow		65		°C/W
Thermal Resistance Junction to Case	$\theta_{JC}$			20		°C/W

### Marking Diagram (5V41236PGG)



### Marking Diagram (5V41236PGGI)



Notes:

1. "\*\*\*" denotes lot sequence; "YYWW" or "YWW" – Date code; "\$" – mark code.
2. "G" after the two-letter package code designates RoHS compliant package.
3. "I" at the end of part number indicates industrial temperature range.
4. Bottom marking: country of origin if not USA.

## Package Outline Drawings

The package outline drawings are appended at the end of this document and are accessible from the link below. The package information is the most current data available.

[www.idt.com/document/psc/pgg20-package-outline-drawing-44-mm-body-065mm-pitch-tssop](http://www.idt.com/document/psc/pgg20-package-outline-drawing-44-mm-body-065mm-pitch-tssop)

## Ordering Information

Part / Order Number	Marking	Shipping Packaging	Package	Temperature
5V41236PGG	see page 11	Tubes	20-TSSOP	0 to +70°C
5V41236PGG8		Tape and Reel	20-TSSOP	0 to +70°C
5V41236PGGI		Tubes	20-TSSOP	-40 to +85°C
5V41236PGGI8		Tape and Reel	20-TSSOP	-40 to +85°C

“G” after the two-letter package code are the Pb-Free configuration, RoHS compliant.

## Revision History

Date	Description of Change
September 26, 2011	Initial release.
November 22, 2011	1. Changed title to “4 Output PCIe GEN1/2/3 Synthesizer” 2. Updated Differential Phase Jitter table.
February 4, 2014	Typo in VFQFPN T&R ordering information and VFQFPN device markings.
June 6, 2016	1. Updated “Operating Supply Current” parameters/values and Conditions in DC Electrical Characteristics table. 2. Updated RPUP, VIH and VIL conditions.
February 13, 17	1. Updated Operating Supply Current [IDD] typical and maximum values. 2. Added typical values to AC Electrical Characteristics CLKOUT (A:D) table. 3. Updated typical values in Differential Phase Jitter table. 4. Updated 20-VFQFPN POD drawing.
April 4, 2017	1. Update “AC Electrical Characteristics - CLKOUT(A:D)” table values to latest PCIe specifications and characterization data. 2. Updated package outline drawings. 3. Updated legal disclaimer.
September 18, 2019	Removed all references to 20-VFQFPN.



## Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.
6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

## Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,  
Koto-ku, Tokyo 135-0061, Japan  
[www.renesas.com](http://www.renesas.com)

## Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:  
[www.renesas.com/contact/](http://www.renesas.com/contact/)

## Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.