**DATASHEET** 


# GENERAL DESCRIPTION

The 85211I-01 is a low skew, high performance 1-to-2 Differential-to-HSTL Fanout Buffer The CLK, nCLK pair can accept most standarddifferential input levels. The 85211I-01 is characterized to operate from a 3.3V power supply. Guaranteed output and part-to-part skew characteristics make the 85211I-01 ideal for those clock distribution applications demanding well defined performance and repeatability. For optimal performance, terminate all outputs.


# **F**EATURES

- Two differential HSTL compatible outputs
- · One differential CLK, nCLK input pair
- CLK, nCLK pair can accept the following differential input levels: LVDS, LVPECL, HSTL, SSTL, HCSL
- Maximum output frequency: 700MHz
- Translates any single-ended input signal to HSTL levels with resistor bias on nCLK input
- Output skew: 30ps (maximum)
- Part-to-part skew: 250ps (maximum)
- Propagation delay: 1ns (maximum)
- Output crossover Voltage: 0.68V to 0.9V
- Output duty cycle: 49% 51% up to 266.6MHz
- $V_{OH} = 1.4V$  (maximum)
- 3.3V operating supply
- -40°C to 85°C ambient operating temperature
- Available in lead-free RoHS-compliant package
- For functional replacement use 8523

# **BLOCK DIAGRAM**



# PIN ASSIGNMENT



### 85211I-01 8-Lead SOIC 3.90mm x 4.90mm x 1.37mm package body M Package Top View



TABLE 1. PIN DESCRIPTIONS

Number	Name	Туре		Description
1, 2	Q0, nQ0	Output		Differential output pair. HSTL interface levels.
3, 4	Q1, nQ1	Output		Differential output pair. HSTL interface levels.
5	GND	Power		Power supply ground.
6	nCLK	Input	Pullup/ Pulldown	Inverting differential clock input. V <sub>DD</sub> /2 default when left floating.
7	CLK	Input	Pulldown	Non-inverting differential clock input.
8	V <sub>DD</sub>	Power		Positive supply pin.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C <sub>IN</sub>	Input Capacitance			4		pF
R <sub>PULLUP</sub>	Input Pullup Resistor			51		kΩ
R <sub>PULLDOWN</sub>	Input Pulldown Resistor			51		kΩ

TABLE 3. CLOCK INPUT FUNCTION TABLE

Inputs		Outputs		Input to Output Mode	Polarity	
CLK	nCLK	Q0, Q1	nQ0, nQ1	input to Output mode	Polarity	
0	0	LOW	HIGH	Differential to Differential	Non Inverting	
1	1	HIGH	LOW	Differential to Differential	Non Inverting	
0	Biased; NOTE 1	LOW	HIGH	Single Ended to Differential	Non Inverting	
1	Biased; NOTE 1	HIGH	LOW	Single Ended to Differential	Non Inverting	
Biased; NOTE 1	0	HIGH	LOW	Single Ended to Differential	Inverting	
Biased; NOTE 1	1	LOW	HIGH	Single Ended to Differential	Inverting	

NOTE 1: Please refer to the Application Information section, "Wiring the Differential Input to Accept Single Ended Levels".



#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_{DD}$  -0.5V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{DD}$  -0.5V to  $V_{DD}$  + 0.5V

Package Thermal Impedance,  $\theta_{JA}$  112.7°C/W (0 lfpm)

Storage Temperature,  $T_{\rm STG}$  -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>DD</sub>	Power Supply Voltage		3.135	3.3	3.465	V
I <sub>DD</sub>	Power Supply Current				22	mA

Table 4B. Differential DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter		Test Conditions	Minimum	Typical	Maximum	Units
ļ	Laurent I lämb Oromanat	nCLK	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
Input High Current	Imput riigir Current	CLK	$V_{DD} = V_{IN} = 3.465V$			150	μΑ
	Input Low Current	nCLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
' <sub>IL</sub>		CLK	$V_{DD} = 3.465V, V_{IN} = 0V$	-5			μΑ
V <sub>PP</sub>	Peak-to-Peak Input Voltage			0.15		1.3	V
V <sub>CMR</sub>	Common Mode Input Voltage; NOTE 1, 2			0.5		V <sub>DD</sub> - 0.85	V

NOTE 1: For single ended applications the maximum input voltage for CLK and nCLK is  $V_{DD} + 0.3V$ .

NOTE 2: Common mode voltage is defined as  $V_{\rm H}$ .

Table 4C. HSTL DC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V <sub>OH</sub>	Output High Voltage; NOTE 1		1.0		1.4	V
V <sub>OL</sub>	Output Low Voltage; NOTE 1		0		0.4	V
V <sub>ox</sub>	Output Crossover Voltage		0.68		0.9	V
V <sub>SWING</sub>	Peak-to-Peak Output Voltage Swing		0.6	1.0	1.4	V

NOTE 1: All outputs must be terminated with  $50\Omega$  to ground.



Table 5. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ , Ta = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f <sub>MAX</sub>	Output Frequency				700	MHz
t <sub>PD</sub>	Propagation Delay; NOTE 1	<i>f</i> ≤ 600MHz	0.7		1.0	ns
tsk(o)	Output Skew; NOTE 2, 4				30	ps
tsk(pp)	Part-to-Part Skew; NOTE 3, 4				250	ps
t <sub>R</sub> / t <sub>F</sub>	Output Rise/Fall Time	20% to 80%	200		500	ps
odo	Output Duty Cycle		48		52	%
odc	Output Duty Cycle	f ≤ 266.6MHz	49		51	%

All parameters measured at 600MHz unless noted otherwise.

The cycle-to-cycle jitter on the input will equal the jitter on the output. The part does not add jitter.

NOTE 1: Measured from the differential input crossing point to the differential output crossing point.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.


Measured at output differential cross points.


NOTE 3: Defined as skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.

NOTE 4: This parameter is defined in accordance with JEDEC Standard 65.




# PARAMETER MEASUREMENT INFORMATION







## 3.3V OUTPUT LOAD AC TEST CIRCUIT




### DIFFERENTIAL INPUT LEVEL




# **OUTPUT SKEW**



## PART-TO-PART SKEW



## OUTPUT RISE/FALL TIME



# PROPAGATION DELAY

OUTPUT DUTY CYCLE/PULSE WIDTH/PERIOD




# **APPLICATION INFORMATION**

### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The ratio

of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\rm DD}$  = 3.3V, V\_REF should be 1.25V and R2/R1 = 0.609.



#### SCHEMATIC EXAMPLE

Figure 2 shows a schematic example of 85211I-01. In this example, the input is driven by an ICS HiPerClockS HSTL driver. The decoupling capacitors should be physically located near

the power pin. For 85211I-01, the unused outputs need to be terminated.




FIGURE 2. 85211I-01 HSTL BUFFER SCHEMATIC EXAMPLE



# RECOMMENDATIONS FOR UNUSED OUTPUT PINS

#### **OUTPUTS:**

#### **HSTL OUTPUT**

All unused HSTL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

#### **CLOCK INPUT INTERFACE**

The CLK /nCLK accepts differential input signals of both  $V_{\text{SWING}}$  and  $V_{\text{OH}}$  to meet the  $V_{\text{PP}}$  and  $V_{\text{CMR}}$  input requirements. *Figures 3A to 3D* show interface examples for the 85211I-01 clock input driven by most common driver types. The input interfaces suggested here are examples only. Please consult with

the vendor of the driver components to confirm the driver termination requirement. For example in *Figure 3,* the input termination applies for HSTL drivers. If you are using an HSTL driver from another vendor, use their termination recommendation.




FIGURE 3A. 85211I-01 CLK/nCLK INPUT DRIVEN BY HSTL DRIVER




FIGURE 3B. 85211I-01 CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER (INTERFACE 1)




FIGURE 3C. 85211I-01 CLK/nCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER (INTERFACE 2)




FIGURE 3D. 85211I-01 CLK/NCLK INPUT DRIVEN BY 3.3V LVPECL DRIVER WITH AC COUPLE



# Power Considerations

This section provides information on power dissipation and junction temperature for the 85211I-01. Equations and example calculations are also provided.

#### 1. Power Dissipation.

The total power dissipation for the 85211I-01 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)<sub>MAX</sub> = V<sub>DD MAX</sub> \* I<sub>DD MAX</sub> = 3.465V \* 22mA = **76.2mW**
- Power (outputs)<sub>MAX</sub> = 82.34mW/Loaded Output pair
  If all outputs are loaded, the total power is 2 \* 82.34mW = 164.7mW

Total Power  $_{MAX}$  (3.465V, with all outputs switching) = 76.2mW + 164.7mW = 240.9mW

#### 2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature for the devices is 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + TA

Tj = Junction Temperature

 $\theta_{\text{JA}} = Junction\text{-to-Ambient Thermal Resistance}$ 

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

T<sub>A</sub> = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta$  must be used. Assuming a moderate air flow of 200 linear feet per minute and a multi-layer board, the appropriate value is 103.3°C/W per Table 6 below. Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}\text{C} + 0.241\text{W} * 103.3^{\circ}\text{C/W} = 110^{\circ}\text{C}$ . This is well below the limit of  $125^{\circ}\text{C}$ .

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow, and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance  $\theta_{JA}$  for 8-pin SOIC, Forced Convection

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W

**NOTE:** Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.


θJA by Velocity (Linear Feet per Minute)



### 3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load.

HSTL output driver circuit and termination are shown in Figure 4.



To calculate worst case power dissipation into the load, use the following equations which assume a  $50\Omega$  load.

Pd\_H is power dissipation when the output drives high.

Pd\_L is the power dissipation when the output drives low.

$$Pd\_H = (V_{OH\_MAX}/R_L) * (V_{DD\_MAX} - V_{OH\_MAX})$$

$$Pd\_L = (V_{OL\_MAX}/R_L) * (V_{DD\_MAX} - V_{OL\_MAX})$$

$$Pd_H = (1.4V/50\Omega) * (3.465V - 1.4V) = 57.82mW$$

$$Pd_L = (0.4V/50\Omega) * (3.465V - 0.4V) = 24.52mW$$

Total Power Dissipation per output pair = Pd\_H + Pd\_L = 82.34mW



# **RELIABILITY INFORMATION**

Table 7.  $\theta_{\text{JA}} \text{vs. Air Flow Table for 8 Lead SOIC}$ 

# $\theta_{JA}$ by Velocity (Linear Feet per Minute)

	0	200	500
Single-Layer PCB, JEDEC Standard Test Boards	153.3°C/W	128.5°C/W	115.5°C/W
Multi-Layer PCB, JEDEC Standard Test Boards	112.7°C/W	103.3°C/W	97.1°C/W

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

### **TRANSISTOR COUNT**

The transistor count for 85211I-01 is: 411



## PACKAGE OUTLINE - M SUFFIX FOR 8 LEAD SOIC




TABLE 8. PACKAGE DIMENSIONS

CYMPOL	Millin	neters
SYMBOL	MINIMUM	MAXIMUM
N	8	3
А	1.35	1.75
A1	0.10	0.25
В	0.33	0.51
С	0.19	0.25
D	4.80	5.00
E	3.80	4.00
е	1.27 E	BASIC
Н	5.80	6.20
h	0.25	0.50
L	0.40	1.27
α	0°	8°

Reference Document: JEDEC Publication 95, MS-012



# Table 9. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
85211AMI-01LF	211Al01L	8 lead "Lead-Free" SOIC	tube	-40°C to 85°C
85211AMI-01LFT	211Al01L	8 lead "Lead-Free" SOIC	tape & reel	-40°C to 85°C



	REVISION HISTORY SHEET					
Rev	Table	Page	Description of Change	Date		
İ			Throughout data sheet changed LVHSTL to HSTL.			
,	1	2	Changed nCLK Type from V <sub>DD</sub> /2 to Pullup/Pulldown.	7/40/00		
A	2	2	Pin Characteristics Table - changed C <sub>IN</sub> 4pF max. to 4pF typical. Changed R <sub>PULLUP</sub> to R <sub>PULLUP</sub> /R <sub>PULLDOWN</sub> , Pullup/Pulldown Resistors.	7/16/03		
		1	Features section - added Lead Free/RoHS bullet.			
Α		7	Added Recommendations for Unused Output Pins.	11/01/05		
	T9	12	Ordering Information Table - added Lead-Free part number and marking.			
			Updated datasheet's header/footer with IDT from ICS.			
В	T9	12	Removed ICS prefix from Part/Order Number column.	8/4/10		
		14	Added Contact Page.			
		1	Features Section - removed reference to leaded devices.			
В	T9	12	Ordering Information - removed leaded devices.	6/12/15		
			Updated data sheet format.			
			Product Discontinuation Notice - Last time buy expires September 7, 2016.			
В			PDN N-16-02.	3/10/16		
	T9	12	Ordering Information - Deleted LF note below table.			



#### **Notice**

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- 5. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

# **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

## **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/