

General Description

The 87946I-147 is a low skew, ÷1, ÷2 LVCMOS/LVTTL Fanout Buffer. The 87946I-147 has two selectable single ended clock inputs. The single ended clock inputs accept LVCMOS or LVTTL input levels. The low impedance LVCMOS/LVTTL outputs are designed to drive 50Ω series or parallel terminated transmission lines. The effective fanout can be increased from 10 to 20 by utilizing the ability of the outputs to drive two series terminated lines.


The divide select inputs, DIV_SELx, control the output frequency of each bank. The outputs can be utilized in the ÷1, ÷2 or a combination of ÷1 and ÷2 modes. The master reset input, MR/nOE, resets the internal frequency dividers and also controls the active and high impedance states of all outputs.

The 87946I-147 is characterized at full 3.3V for input V_{DD} , and mixed 3.3V and 2.5V for output operating supply mode. Guaranteed bank, output and part-to-part skew characteristics make the 87946I-147 ideal for those clock distribution applications demanding well defined performance and repeatability.


Features

- Ten single ended LVCMOS/LVTTL outputs, 7Ω typical output impedance
- Selectable LVCMOS/LVTTL CLK0 and CLK1 inputs
- CLK0 and CLK1 can accept the following input levels: LVCMOS and LVTTL
- Maximum input frequency: 250MHz
- Bank skew: 30ps (maximum)
- Output skew: 175ps (maximum)
- Part-to-part skew: 850ps (maximum)
- Multiple frequency skew: 200ps (maximum)
- 3.3V core, 3.3V or 2.5V output supply modes
- -40°C to 85°C ambient operating temperature
- Lead-free packaging

Block Diagram



Pin Assignment



87946I-147 32-Lead LQFP 7mm x 7mm x 1.4mm package body Y Package **Top View**



Pin Descriptions and Characteristics

Table 1. Pin Descriptions

Number	Name	Ту	pe	Description
1	CLK_SEL	Input	Pulldown	Clock select input. When HIGH, selects CLK1. When LOW, selects CLK0. LVCMOS / LVTTL interface levels.
2	V _{DD}	Power		Positive supply pin.
3, 4	CLK0, CLK1	Input	Pullup	Single-ended clock inputs. LVCMOS/LVTTL interface levels.
5	DIV_SELA	Input	Pulldown	Controls frequency division for Bank A outputs. See Table 3 LVCMOS/LVTTL interface levels.
6	DIV_SELB	Input	Pulldown	Controls frequency division for Bank B outputs. See Table 3. LVCMOS/LVTTL interface levels.
7	DIV_SELC	Input	Pulldown	Controls frequency division for Bank C outputs. See Table 3. LVCMOS/LVTTL interface levels.
8, 11, 15, 20, 24, 27, 31	GND	Power		Power supply ground.
9, 13, 17	V _{DDC}	Power		Output supply pins for Bank C outputs.
10, 12, 14, 16	QC0, QC1, QC2, QC3	Output		Single-ended Bank C clock outputs. LVCMOS/LVTTL interface levels. 7Ω typical output impedance.
18, 22	V_{DDB}	Power		Output supply pins for Bank B outputs.
19, 21, 23	QB2, QB1, QB0	Output		Single-ended Bank B clock outputs. LVCMOS/LVTTL interface levels. 7Ω typical output impedance.
25, 29	V_{DDA}	Power		Output supply pins for Bank A outputs.
26, 28, 30	QA2, QA1, QA0	Output		Single-ended Bank A clock outputs. LVCMOS/LVTTL interface levels. 7Ω typical output impedance.
32	MR/nOE	Input	Pulldown	Active HIGH Master Reset. Active LOW Output Enable. When logic HIGH, the internal dividers are reset and the outputs are (High-Impedance). When logic LOW, the internal dividers and the outputs are enabled. See Table 3. LVCMOS/LVTTL interface levels.

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

Table 2. Pin Characteristics

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
C _{IN}	Input Capacitance				4	pF
C _{PD}	Power Dissipation Capacitance	$V_{DD} = V_{DDA} = V_{DDB} = V_{DDC} = 3.6V$		25		pF
R _{PULLUP}	Input Pullup Resistor			51		kΩ
R _{PULLDOWN}	Input Pulldown Resistor			51		kΩ
R _{OUT}	Output Impedance			7		Ω



Function Tables

Table 3. Clock Input Function Table

Inputs					Outputs	
MR/nOE	DIV_SELA	DIV_SELB	DIV_SELC	QA0:QA2	QB0:QB2	QC0:QC3
1	X	Х	Х	High-Impedance	High-Impedance	High-Impedance
0	0	Х	Х	f _{IN} /1	Active	Active
0	1	Х	Х	f _{IN} /2	Active	Active
0	Х	0	Х	Active	f _{IN} /1	Active
0	Х	1	Х	Active	f _{IN} /2	Active
0	Х	Х	0	Active	Active	f _{IN} /1
0	Х	Х	1	Active	Active	f _{IN} /2

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of the product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Item	Rating
Supply Voltage, V _{DD}	4.6V
Inputs, V _I	-0.5V to V _{DD} + 0.5V
Outputs, V _O	-0.5V to V _{DDX} + 0.5V
Package Thermal Impedance, θ_{JA}	47.9°C/W (0 Ifpm)
Storage Temperature, T _{STG}	-65°C to 150°C
Junction Temperature	125°C

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $V_{DD} = V_{DDA} = V_{DDB} = V_{DDC} = 3.3 V \pm 0.3 V$, $T_A = -40 ^{\circ} C$ to $85 ^{\circ} C$

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Positive Supply Voltage		3.0	3.3	3.6	V
$V_{DDA}, V_{DDB}, V_{DDC}$	Output Supply Voltage		3.0	3.3	3.6	V
I _{DD}	Power Supply Current				55	mA
I _{DDA} , I _{DDB} , I _{DDC}	Output Supply Current				23	mA



Table 4B. Power Supply DC Characteristics, V_{DD} = 3.3V ± 5%, V_{DDA} = V_{DDB} = V_{DDC} = 2.5V ± 5%, T_A = -40°C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
V_{DD}	Positive Supply Voltage		3.135	3.3	3.465	V
$V_{DDA}, V_{DDB}, V_{DDC}$	Output Supply Voltage		2.375	2.5	2.625	V
I _{DD}	Power Supply Current				55	mA
I _{DDA} , I _{DDB} , I _{DDC}	Output Supply Current				22	mA

 $\textbf{Table 4C. LVCMOS/LVTTL DC Characteristics,} \ V_{DD} = V_{DDA} = V_{DDB} = V_{DDC} = 3.3 \text{V} \pm 0.3 \text{V}, \ T_{A} = -40 ^{\circ}\text{C to } 85 ^{\circ}\text{C}$

Symbol	Paramete	er	Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}	Input High	voltage		2		V _{DD} + 0.3	V
Input Low	Low	MR/nOE, DIV_SELA, DIV_SELB, DIV_SELC, CLK_SEL		-0.3		0.8	V
	Voltage	CLK0, CLK1		-0.3		1.3	V
Input I _{IH} High	MR/nOE, DIV_SELA, DIV_SELB, DIV_SELC, CLK_SEL	$V_{DD} = V_{IN} = 3.6V$			150	μA	
	Current	CLK0, CLK1	$V_{DD} = V_{IN} = 3.6V$			5	μA
I _{IL}	Input Low	MR/nOE, DIV_SELA, DIV_SELB, DIV_SELC, CLK_SEL	V _{DD} = 3.6V, V _{IN} = 0V	-5			μA
	Current	CLK0, CLK1	$V_{DD} = 3.6V, V_{IN} = 0V$	-150			μA
V _{OH}	Output High Voltage; NOTE 1		$V_{DDA} = V_{DDB} = V_{DDC} = 3.6V$	2.6			V
V _{OL}	Output Low Voltage; NOTE 1		$V_{DDA} = V_{DDB} = V_{DDC} = 3.63V$			0.5	V
I _{OZL}	Output Hi-Z Current Low		$V_{DDA} = V_{DDB} = V_{DDC} = 3.63V$	-5			μA
I _{OZH}	Output Hi-	-Z Current High	$V_{DDA} = V_{DDB} = V_{DDC} = 3.63V$			5	μA

NOTE 1: Outputs terminated with 50Ω to $V_{DDx}/2$. See Parameter Measurement Information section. Load Test Circuit diagrams.



 $\textbf{Table 4D. LVCMOS/LVTTL DC Characteristics,} \ V_{DD} = 3.3 \text{V} \pm 5\%, \ V_{DDA} = V_{DDB} = V_{DDC} = 2.5 \text{V} \pm 5\%, \ T_{A} = -40 ^{\circ}\text{C to } 85 ^{\circ}\text{C}$

Symbol	Parameter Input High Voltage		Test Conditions	Minimum	Typical	Maximum	Units
V _{IH}				2		V _{DD} + 0.3	V
V _{IL}	Input Low	MR/nOE, DIV_SELA, DIV_SELB, DIV_SELC, CLK_SEL		-0.3		0.8	V
	Voltage	CLK0, CLK1		-0.3		1.3	V
I _{IH}	Input High	MR/nOE, DIV_SELA, DIV_SELB, DIV_SELC, CLK_SEL	$V_{DD} = V_{IN} = 3.465V$			150	μA
	Current	CLK0, CLK1	$V_{DD} = V_{IN} = 3.465V$			5	μΑ
I _{IL}	Input Low	MR/nOE, DIV_SELA, DIV_SELB, DIV_SELC, CLK_SEL	V _{DD} = 3.465V, V _{IN} = 0V	-5			μA
	Current	CLK0, CLK1	$V_{DD} = 3.465V, V_{IN} = 0V$	-150			μΑ
V _{OH}	Output High Voltage; NOTE 1		$V_{DDA} = V_{DDB} = V_{DDC} = 2.625V$	1.8			V
V _{OL}	Output Low Voltage; NOTE 1		$V_{DDA} = V_{DDB} = V_{DDC} = 2.625V$			0.5	V
I _{OZL}	Output Hi-Z Current Low		$V_{DDA} = V_{DDB} = V_{DDC} = 2.625V$	-5			μΑ
I _{OZH}	Output Hi-	-Z Current High	$V_{DDA} = V_{DDB} = V_{DDC} = 2.625V$			5	μA

NOTE 1: Outputs terminated with 50Ω to $V_{DDx}/2$. See Parameter Measurement Information section. Load Test Circuit diagrams.



AC Electrical Characteristics

Table 5A. AC Characteristics, $V_{DD} = V_{DDA} = V_{DDB} = V_{DDC} = 3.3V \pm 0.3V$, $T_A = -40$ °C to 85°C

Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
t _{PD}	Propagation Delay; NOTE 1	<i>f</i> ≤ 250MHz	2		5	ns
tsk(b)	Bank Skew, NOTE 2, 7	Measured on rising edge at V _{DDX} /2			30	ps
tsk(o)	Output Skew; NOTE 3, 7	Measured on rising edge at V _{DDX} /2			175	ps
tsk(w)	Multiple Frequency Skew; NOTE 4, 7	Measured on rising edge at V _{DDX} /2			275	ps
tsk(pp)	Part-to-Part Skew; NOTE 5, 7	Measured on rising edge at V _{DDX} /2			850	ps
t _R / t _F	Output Rise/Fall Time; NOTE 6	20% to 80%	400		950	ps
t _{PW}	Output Pulse Width		t _{PERIOD} /2 - 1	t _{PERIOD} /2	t _{PERIOD} /2 + 1	%
t _{EN}	Output Enable Time; NOTE 6	f = 10MHz			3	ns
t _{DIS}	Output Disable Time; NOTE 6	f = 10MHz			3	ns

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

- NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DDX}/2$ of the output.
- NOTE 2: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.
- NOTE 3: Defined as skew across banks of outputs at the same supply voltage and with equal load conditions. Measured at V_{DDX}/2.
- NOTE 4: Defined as skew across banks of outputs operating at different frequencies with the same supply voltage and equal load conditions.
- NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltage and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{DDX}/2$.
- NOTE 6: These parameters are guaranteed by characterization. Not tested in production.
- NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.



Table 5B. AC Characteristics, V_{DD} = 3.3V ± 5%, V_{DDA} = V_{DDB} = V_{DDC} = 2.5V ± 5%, T_A = -40°C to 85°C


Symbol	Parameter	Test Conditions	Minimum	Typical	Maximum	Units
f _{MAX}	Output Frequency				250	MHz
t _{PD}	Propagation Delay; NOTE 1	<i>f</i> ≤ 250MHz	2		5	ns
tsk(b)	Bank Skew, NOTE 2, 7	Measured on rising edge at V _{DDX} /2			35	ps
tsk(o)	Output Skew; NOTE 3, 7	Measured on rising edge at V _{DDX} /2			175	ps
tsk(w)	Multiple Frequency Skew; NOTE 4, 7	Measured on rising edge at V _{DDX} /2			200	ps
tsk(pp)	Part-to-Part Skew; NOTE 5, 7	Measured on rising edge at V _{DDX} /2			875	ps
t _R / t _F	Output Rise/Fall Time; NOTE 6	20% to 80%	400		950	ps
t _{PW}	Output Pulse Width		t _{PERIOD} /2 - 1	t _{PERIOD} /2	t _{PERIOD} /2 + 1	%
t _{EN}	Output Enable Time; NOTE 6	f = 10MHz			3	ns
t _{DIS}	Output Disable Time; NOTE 6	f = 10MHz			3	ns

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.


- NOTE 1: Measured from $V_{DD}/2$ of the input to $V_{DDX}/2$ of the output.
- NOTE 2: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.
- NOTE 3: Defined as skew across banks of outputs at the same supply voltage and with equal load conditions. Measured at V_{DDX}/2.
- NOTE 4: Defined as skew across banks of outputs operating at different frequencies with the same supply voltage and equal load conditions.
- NOTE 5: Defined as skew between outputs on different devices operating at the same supply voltage and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at $V_{DDX}/2$.
- NOTE 6: These parameters are guaranteed by characterization. Not tested in production.
- NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.




Parameter Measurement Information




3.3V Core/3.3V Output Load AC Test Circuit




3.3V Core/2.5V Output Load AC Test Circuit




Output Skew



Part-to-Part Skew




Bank Skew




Multiple Frequency Skew




Parameter Measurement Information, continued





t_{PW} & t_{PERIOD}

Propagation Delay



Output Rise/Fall Time



Applications Information

Recommendations for Unused Input and Output Pins

Inputs:

LVCMOS Control Pins

All control pins have internal pulldowns; additional resistance is not required but can be added for additional protection. A $1 \text{k}\Omega$ resistor can be used.

CLK Inputs

For applications not requiring the use of a clock input, it can be left floating. Though not required, but for additional protection, a $1k\Omega$ resistor can be tied from the CLK input to ground.

Outputs:

LVCMOS Outputs

All unused LVCMOS output can be left floating. There should be no trace attached.

Reliability Information

Table 6. θ_{JA} vs. Air Flow Table for a 32-Lead LQFP

$ heta_{\sf JA}$ vs. Air Flow							
0	200	500					
67.8°C/W	55.9°C/W	50.1°C/W					
47.9°C/W	42.1°C/W	39.4°C/W					
	0 67.8°C/W	0 200 67.8°C/W 55.9°C/W					

Transistor Count

The transistor count for 87946I-147 is: 1204 Pin compatible to the MPC9446 and MPC946



Package Outline and Package Dimensions

Package Outline - Y Suffix for 32-Lead LQFP




Table 7. Package Dimensions for 32-Lead LQFP

JEDEC Variation: BBC - HD All Dimensions in Millimeters							
Symbol	Minimum	Minimum Nominal Maximum					
N		32					
Α			1.60				
A1	0.05	0.10	0.15				
A2	1.35	1.40	1.45				
b	0.30	0.37	0.45				
С	0.09		0.20				
D&E		9.00 Basic					
D1 & E1		7.00 Basic					
D2 & E2		5.60 Ref.					
е		0.80 Basic					
L	0.45	0.60	0.75				
θ	0°		7°				
ccc			0.10				

Reference Document: JEDEC Publication 95, MS-026



Ordering Information

Table 8. Ordering Information

Part/Order Number	Marking	Package	Shipping Packaging	Temperature
87946AYI-147LF	ICS7946AI147L	"Lead-Free" 32-Lead LQFP	Tray	-40°C to 85°C
87946AYI-147LFT	ICS7946AI147L	"Lead-Free" 32-Lead LQFP	Tape & Reel	-40°C to 85°C
87946AYI-147LF/W	ICS7946AI147L	"Lead-Free" 32-Lead LQFP	Tape & Reel, Pin1 Orientation: EIA-481-D	-40°C to 85°C



Revision History Sheet

Rev	Table	Page	Description of Change	Date
А	T2 T8	1 2 8 10 12	Parameter Measurement Information Section - added part-to-part skew, bank skew, and multiple frequency skew diagrams. Application Section - added <i>Recommendations for Unused Input and Output Pins.</i>	
А	T5A - T5B T8	6 - 7 12	AC Tables - added thermal note. Ordering Information Table - corrected the Part/Order Numbers and corrected the non-LF marking. Updated Header/Footer of the datasheet.	
Α	T8	12	Removed leaded orderable parts from Ordering Information table	
А	Т8	12 14		
В	Absolute Maximum Ratings Table - added Junction Temperature. Updated datasheet header/footer. Deleted "ICS" prefix from part number.		2/24/16	
С		1	Corrected datasheet title. Corrected General Description, first sentence from Clock Generator to Fanout Buffer.	



Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- 3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- 11. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.
- (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/