RENESAS

## Description

The F2977 is a 50 $\Omega$  single-pole double-throw (SP2T) reflective RF switch featuring high linearity and wide bandwidth. This device is optimized from 30MHz to 6GHz to support a multitude of wireless RF applications. The F2977 uses a single positive supply voltage of either +3.3V or +5.0V and is compatible with either 1.8V or 3.3V control logic.

# **Competitive Advantage**

The F2977 provides extremely low insertion loss across the entire bandwidth while providing superb distortion performance.

- Low insertion loss
- High isolation
- Low distortion
- Fast switching
- No external matching required

# **Typical Applications**


- Cellular BTS
- Cellular BTS small cell
- Transmit / Receive switching
- Post PA switching
- General purpose

### Features

- Low insertion loss:
  - 0.38dB at 2.4GHz
  - 0.45dB at 6GHz
- High Isolation:
  - 39dB at 2.4GHz
- High Linearity:
  - IIP2 +125dBm at 2.4GHz
  - IIP3 +77dBm at 2.4GHz
- P0.1dB compression of +40dBm at 2.4GHz
- Second Harmonic: -95dBc at 900MHz
- Third Harmonic: -90dBc at 900MHz
- Supply voltage: +2.7V to +5.25V
- 1.8V and 3.3V compatible control logic
- -40°C to +105°C operating temperature range
- 2mm x 2mm, 12-pin VFQFP-N package


### **Block Diagram**

#### Figure 1. Block Diagram



# **Pin Assignments**

| Figure 2. | Pin Assignments for 2mm x 2mm x 0.5m | m 12-pin VFQFP-N, NEG12 – Top View |
|-----------|--------------------------------------|------------------------------------|
|-----------|--------------------------------------|------------------------------------|



# **Pin Descriptions**

### Table 1.Pin Descriptions

| Number | Name             | Description  |
|--------|------------------|--|
| 1      | GND              | Internally grounded. Connect pin directly to paddle ground or as close as possible to pin with thru vias.  |
| 2      | RFC              | RF Common Port. If this pin is not 0V DC, then an external coupling capacitor must be used.  |
| 3      | GND              | Internally grounded. Connect pin directly to paddle ground or as close as possible to pin with thru vias.  |
| 4      | GND              | Internally grounded. Connect pin directly to paddle ground or as close as possible to pin with thru vias.  |
| 5      | RF1              | RF1 Port. If this pin is not 0V DC, then an external coupling capacitor must be used.  |
| 6      | GND              | Internally grounded. Connect pin directly to paddle ground or as close as possible to pin with thru vias.  |
| 7      | V <sub>CTL</sub> | Logic control pin.   |
| 8      | EN               | Active HIGH enable pin. If LOW, neither RF1 nor RF2 are connected to RFC. Pin is internally pulled up to 2.5V through a $500k\Omega$ resistor.   |
| 9      | V <sub>CC</sub>  | Power supply. Bypass to GND with capacitors shown in the Typical Application Circuit as close as possible to pin.  |
| 10     | GND              | Internally grounded. Connect pin directly to paddle ground or as close as possible to pin with thru vias.  |
| 11     | RF2              | RF2 Port. If this pin is not 0V DC, then an external coupling capacitor must be used.  |
| 12     | GND              | Internally grounded. Connect pin directly to paddle ground or as close as possible to pin with thru vias.  |
|        | EP               | Exposed Pad. Internally connected to GND. Solder this exposed pad to a PCB pad that uses multiple ground vias to provide heat transfer out of the device into the PCB ground planes. These multiple ground vias are also required to achieve the specified RF performance. |

## **Absolute Maximum Ratings**

Stresses beyond those listed below may cause permanent damage to the device. Functional operation of the device at these or any other conditions beyond those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### Table 2. Absolute Maximum Ratings

| Par   | ameter                        | Symbol              | Minimum                                  | Maximum            | Units |  |
|---|-------------------------------|---------------------|--|--------------------|-------|--|
| V <sub>CC</sub> to GND  |                               | V <sub>CC</sub>     | -0.3                                     | +5.5               | V     |  |
| V <sub>CTL</sub> , EN   | V <sub>LOGIC</sub>            | -0.3                | Lower of<br>(V <sub>CC</sub> + 0.3, 3.9) | V                  |       |  |
| RF1, RF2, RFC   |                               | V <sub>RF</sub>     | -0.3                                     | +0.3               | V     |  |
| Maximum Input CW<br>Power, 50 $\Omega$ , T <sub>EP</sub> = 25°C,              | $30MHz \le f_{RF} \le 200MHz$ | P <sub>ABSCW1</sub> |  | 33                 | dBm   |  |
| V <sub>CC</sub> = 5.25V (any port,<br>insertion loss state) <sup>[a]</sup>    | $200MHz < f_{RF} \le 6000MHz$ | P <sub>ABSCW2</sub> |  | 34                 | dBiii |  |
| Maximum Peak Power,<br>50Ω, T <sub>EP</sub> = 25°C,                           | $30MHz \le f_{RF} \le 200MHz$ | PABSPK1             |  | 38                 | dBm   |  |
| V <sub>CC</sub> = 5.25V (any port,<br>insertion loss state) <sup>[a, b]</sup> | $200MHz < f_{RF} \le 6000MHz$ | P <sub>ABSPK2</sub> |  | 39                 |       |  |
| Maximum Junction Temper   | rature                        | T <sub>JMAX</sub>   |  | +140               | °C    |  |
| Storage Temperature Rang  | ge                            | T <sub>ST</sub>     | -65                                      | +150               | °C    |  |
| Lead Temperature (solderi   | T <sub>LEAD</sub>             |                     | +260                                     | °C                 |       |  |
| Electrostatic Discharge – H<br>(JEDEC/ESDA JS-001-201                         | V <sub>ESDHBM</sub>           |                     | 2500<br>(Class 2)                        | V                  |       |  |
| Electrostatic Discharge – C<br>(JEDEC 22-C101F)                               | DM                            | VESDCDM             |  | 1000<br>(Class C3) | V     |  |

a.  $T_{EP}$  = Temperature of the exposed paddle.


b. 5% duty cycle of a 4.6ms period.

## **Recommended Operating Conditions**

#### Table 3. Recommended Operating Conditions

| Parameter                      | Symbol           | Condition                                   | Minimum | Typical | Maximum      | Units |
|--------------------------------|------------------|---|---------|---------|--------------|-------|
| Supply Voltage                 | Vcc              |   | 2.7     | 3.3     | 5.25         | V     |
| Operating Temperature Range    | T <sub>EP</sub>  | Exposed Paddle                              | -40     |         | +105         | °C    |
| RF Frequency Range             | f <sub>R</sub> ₽ |   | 0.030   |         | 6            | GHz   |
| Maximum Operating Input Power  | P <sub>MAX</sub> | Insertion Loss State $Z_S = Z_L = 50\Omega$ |         |         | See Figure 3 | dBm   |
| Port Impedance (RFC, RF1, RF2) | Z <sub>RF</sub>  | Insertion Loss State                        |         | 50      |              | Ω     |





## **General Specifications**

### Table 4. General Specifications

See F2977 Typical Application Circuit. Specifications apply when operated with  $V_{CC}$  = +3.3V,  $T_{EP}$  = +25°C, EN = HIGH, single tone signal applied at RF1 or RF2 and measured at RFC, unless otherwise noted.

| Parameter                               | Symbol   | Condition   |                         | Minimum        | Typical | Maximum                          | Units |  |  |     |  |
|---|--|---|-------------------------|----------------|---------|----------------------------------|-------|--|--|-----|--|
| Logic Input HIGH Threshold              | V <sub>IH</sub>  | V <sub>CTL</sub> , EN pins  |                         | 1.17 [b]       |         | Lower of (V <sub>CC</sub> , 3.6) | V     |  |  |     |  |
| Logic Input LOW Threshold               | VIL  | $V_{\text{CTL}}$ , EN pins  |                         | -0.3           |         | 0.6                              | V     |  |  |     |  |
| Logic Current                           | I <sub>IH</sub> , I <sub>IL</sub>                              | V <sub>CTL</sub> , EN pins (ea  | ach pin)                | <b>-10</b> [a] |         | +10                              | μA    |  |  |     |  |
| $DCCurrent(V_{i})$                      |  | Normal Operatio   | n                       |                | 80      | 150                              |       |  |  |     |  |
| DC Current (V <sub>cc</sub> )           | I <sub>CC</sub>  | Standby (EN = L   | .OW)                    |                | 20      | 35                               | μA    |  |  |     |  |
| Switching Rate                          | SW <sub>RATE</sub>   |   |                         |                |         | 25                               | kHz   |  |  |     |  |
| Startun Time                            | From Standby<br>T <sub>STRTUP</sub> State, 50% EN<br>to 90% RF | From Standby  | No Change<br>in RF Path |                | 1.0     |                                  |       |  |  |     |  |
| Startup Time                            |  |   |                         |                |         |                                  |       |  |  | 1.6 |  |
| Maximum Video Feed-Through,<br>RFC Port | VID <sub>FT</sub>  | Peak transient during<br>switching. $Z_S = Z_L = 50\Omega$ .<br>Measured with 20ns rise time,<br>0V to 3.3V (3.3V to 0V)<br>control pulse applied to V <sub>CTL</sub> . |                         |                | 12      |                                  | mVp-p |  |  |     |  |
| Switching Time [0]                      | SW <sub>TIME</sub>   | 50% V <sub>CTL</sub> to 90%   | 6 or 10% RF             |                | 1.5     | 3                                | μs    |  |  |     |  |

a. Items in min/max columns in **bold italics** are guaranteed by test.

b. Items in min/max columns that are not bold italics are guaranteed by design characterization.

c. Measured at  $f_{RF}$  = 1GHz.

## **Electrical Characteristics**

### Table 5. Electrical Characteristics

See F2977 Typical Application Circuit. Specifications apply when operated with  $V_{CC}$  = +3.3V,  $T_{EP}$  = +25°C,  $Z_S$  =  $Z_L$  = 50 $\Omega$ , EN = HIGH, single tone signal applied at RF1 or RF2 and measured at RFC, EVKit trace and connector losses are de-embedded, unless otherwise noted.

| Parameter                   | Symbol | Condition                                    | Minimum | Typical | Maximum  | Units |
|-----------------------------|--------|--|---------|---------|----------|-------|
|                             |        | 30MHz < f <sub>RF</sub> ≤ 1GHz               |         | 0.33    | 0.53 [b] |       |
| Insertion Loss              |        | 1GHz < f <sub>RF</sub> ≤ 2GHz <sup>[c]</sup> |         | 0.36    | 0.56 [ª] | ٩D    |
| (RFC to RF1, RF2)           | IL     | 2GHz < f <sub>RF</sub> ≤ 3GHz                |         | 0.40    |          | dB    |
|                             |        | 3GHz < f <sub>RF</sub> ≤ 6GHz                |         | 0.45    |          |       |
|                             |        | $30MHz < f_{RF} \le 1GHz$                    | 43      | 48      |          |       |
| Isolation                   | ISO1   | 1GHz < f <sub>RF</sub> ≤ 2GHz                | 36      | 42      |          | dB    |
| (RFC to RF1, RF2)           |        | 2GHz < f <sub>RF</sub> ≤ 3GHz                | 31      | 37      |          | uв    |
|                             |        | 3GHz < f <sub>RF</sub> ≤ 6GHz                |         | 27      |          |       |
|                             |        | $30MHz < f_{RF} \le 1GHz$                    | 40      | 45      |          |       |
| Isolation                   | 1802   | 1GHz < f <sub>RF</sub> ≤ 2GHz                | 33      | 38      |          | dB    |
| (RF1 to RF2, RF2 to RF1)    | ISO2   | $2GHz < f_{RF} \le 3GHz$                     | 29      | 34      |          |       |
|                             |        | 3GHz < f <sub>RF</sub> ≤ 6GHz                |         | 26      |          |       |
|                             |        | $30MHz < f_{RF} \le 1GHz$                    |         | 28      |          |       |
| Return Loss (RFC, RF1, RF2) | RL     | 1GHz < f <sub>RF</sub> ≤ 2GHz                |         | 26      |          | ٩D    |
| (Insertion loss states)     | rtL.   | $2GHz < f_{RF} \le 3GHz$                     |         | 26      |          | dB    |
|                             |        | $3GHz < f_{RF} \le 6GHz$                     |         | 25      |          |       |

a. Items in min/max columns in *bold italics* are guaranteed by test.

b. Items in min/max columns that are not bold italics are guaranteed by design characterization.

c. Minimum or maximum specification guaranteed by test at 2GHz and by design characterization over the whole frequency range.

## **Electrical Characteristics**

### Table 6. Electrical Characteristics

See F2977 Application Circuit. Specifications apply when operated with  $V_{CC}$  = +3.3V,  $T_{EP}$  = +25°C,  $Z_S$  =  $Z_L$  = 50 $\Omega$ , EN = HIGH, single tone signal applied at RF1 or RF2 and measured at RFC, EVKit trace and connector losses are de-embedded, unless otherwise noted.

| Parameter                      | Symbol             | Condition  | Minimum | Typical | Maximum | Units |  |
|--------------------------------|--------------------|--|---------|---------|---------|-------|--|
|                                |                    | f <sub>RF</sub> = 30MHz  |         | 40      |         |       |  |
| Input 0.1dB Compression [c]    | P0.1dB             | f <sub>RF</sub> = 2.4GHz   |         | 40      |         | dBm   |  |
|                                |                    | f <sub>RF</sub> = 6.0GHz   |         | 40      |         |       |  |
| Input IP3<br>(RF1, RF2 to RFC) | IIP3               | f <sub>RF</sub> = 2.4GHz<br>P <sub>IN</sub> = +24dBm/tone<br>100MHz spacing                      |         | 77      |         | dBm   |  |
| Input IP2                      | 1100               | $      f_1 = 700MHz       f_2 = 1.7GHz       P_{IN} = +24dBm/tone       Measure 2.4GHz product $ |         | 125     |         | dData |  |
| (RF1, RF2 to RFC)              | IIP2               | $f_1$ = 2.4GHz<br>$f_2$ = 3.5GHz<br>$P_{IN}$ = +24dBm/tone<br>Measure 5.9GHz product             |         | 120     |         | - dBm |  |
| Second Harmonic                | H2                 | f <sub>IN</sub> = 900MHz, P <sub>IN</sub> = +35dBm   |         | -95     | -85 [b] | dBc   |  |
| (RF1, RF2 to RFC)              | ПZ                 | $f_{IN}$ = 1.8GHz, $P_{IN}$ = +33dBm   |         | -86     | -76     | UDC   |  |
| Third Harmonic                 | H3                 | $f_{IN}$ = 900MHz, $P_{IN}$ = +35dBm   |         | -90     | -75     | dBc   |  |
| (RF1, RF2 to RFC)              | <b>п</b> э         | $f_{IN}$ = 1.8GHz, $P_{IN}$ = +33dBm   |         | -89     | -74     | ивс   |  |
| Spurious Output                | P <sub>SPUR1</sub> | f <sub>OUT</sub> ≥ 5MHz<br>All unused ports terminated   |         | -133    |         | dBm   |  |
| (No RF Applied)                | P <sub>SPUR2</sub> | f <sub>OUT</sub> < 5MHz<br>All unused ports terminated   |         | -120    |         | UDIII |  |

a. Items in min/max columns in **bold italics** are guaranteed by test.

b. Items in min/max columns that are not bold italics are guaranteed by design characterization.

c. The input 0.1dB compression point is a linearity figure of merit. Refer to Figure 3 for the maximum RF operating input power levels.

## **Thermal Characteristics**

#### Table 7. Package Thermal Characteristics

| Parameter  | Symbol                           | Value | Units |
|--|----------------------------------|-------|-------|
| Junction to Ambient Thermal Resistance   | $\theta_{JA}$                    | 102   | °C/W  |
| Junction to Case Thermal Resistance<br>(Case is defined as the exposed paddle) | $\theta_{\text{JC}\_\text{BOT}}$ | 56    | °C/W  |
| Moisture Sensitivity Rating (Per J-STD-020)                                    |                                  | MSL 1 |       |

# **Typical Operating Conditions (TOCs)**

Unless otherwise noted:

- V<sub>CC</sub> = +3.3V
- T<sub>EP</sub> = 25°C
- EN = HIGH
- Z<sub>S</sub> = Z<sub>L</sub> = 50Ω
- All temperatures are referenced to the exposed paddle
- Evaluation Kit traces and connector losses are de-embedded

## **Typical Performance Characteristics [1]**

#### Figure 4. RF1 to RFC Insertion Loss




Figure 6. RF1 to RFC Isolation [RF2 On State]




Figure 8. RF1 to RF2 Isolation [RF1 On State]





Figure 5. RF2 to RFC Insertion Loss









Figure 9. RF2 to RF1 Isolation [RF2 On State]



## **Typical Performance Characteristics [2]**

Figure 10. RFC Return Loss [RF1 On State]




Figure 12. RF1 Return Loss [RF1 On State]




Figure 14. Switching Time [Isolation to Insertion Loss State]



Figure 11. RFC Return Loss [RF2 On State]




Figure 13. RF2 Return Loss [RF2 On State]





Figure 15. Switching Time [Insertion Loss to Isolation State]



## **Control Mode**

Table 8. Switch Control Truth Table

| V <sub>c⊺∟</sub> (pin 7) | EN (pin 8) | Switch State                    |
|--------------------------|------------|---------------------------------|
| LOW                      | HIGH       | RFC to RF1 Insertion Loss State |
| HIGH                     | HIGH       | RFC to RF2 Insertion Loss State |
| Don't Care               | LOW        | Standby                         |

## **Application Information**


### **Power Supplies**

A common  $V_{CC}$  power supply should be used for all pins requiring DC power. All supply pins should be bypassed with external capacitors to minimize noise and fast transients. Supply noise can degrade noise figure and fast transients can trigger ESD clamps and cause them to fail. Supply voltage change or transients should have a slew rate smaller than  $1V / 20\mu s$ . In addition, all control pins should remain at 0V (+/- 0.3V) while the supply voltage ramps up or while it returns to zero.

### **Control Pin Interface**

If control signal integrity is a concern and clean signals cannot be guaranteed due to overshoot, undershoot, ringing, etc., the following circuit at the input of each control pin is recommended. This applies to control pins 7 and 8 as shown below.

#### Figure 16. Control Pin Interface Schematic



## **Evaluation Kit Picture**

Figure 17. Top View




Figure 18. Bottom View



# **Evaluation Kit / Applications Circuit**

Figure 19. Electrical Schematic



| Part Reference             | QTY | Description                         | Manufacturer Part # | Manufacturer       |
|----------------------------|-----|-------------------------------------|---------------------|--------------------|
| C1 – C7                    | 0   | Not Installed (0402)                |                     |                    |
| R1 – R3                    | 3   | 0Ω 1/10W, Resistor (0402)           | ERJ-2GE0R00X        | Panasonic          |
| J1 – J5                    | 5   | SMA Edge Mount                      | 142-0761-881        | Cinch Connectivity |
| J6                         | 1   | Conn Header 10 Pos 0.100" Str 15 Au | 68602-210HLF        | Amphenol FCI       |
| TP1, TP2, TP3, TP4,<br>TP5 | 0   | Not Installed Test Point Loop       |                     |                    |
| U1                         | 1   | SP2T Switch 2mm x 2mm 12-pin TQFN   | F2977NEGK           | IDT                |
|                            | 1   | Printed Circuit Board               | F2972 50Ω PCB       | IDT                |

### Table 9. Bill of Material (BOM)

## **Evaluation Kit (EVKit) Operation**

### **External Supply Setup**

Set up a  $V_{CC}$  power supply in the voltage range of +2.7V to +5.25V with the power supply output disabled.

Connect the disabled  $V_{CC}$  supply connection to J6 pin 3 and GND to J6 pin 1, 2, 4, 6, 8, 9, or 10.

### **Logic Control Setup**

With the logic control lines disabled, set the HIGH and LOW logic levels to satisfy the levels stated in the electrical specifications table.

Connect the disabled logic control lines to J6 EN / LS (pin 5) and  $V_{CTL}$  (pin 7).

See Table 8 for the logic truth table.

### **Turn On Procedure**

Setup the supplies and EVKit as noted in the External Supply Setup and Logic Control Setup sections above.

Enable the V<sub>CC</sub> supply.

Enable the logic control signals.

Set the logic setting to achieve the desired Table 8 configuration. Note that external control logic should not be applied without  $V_{CC}$  being present.


### **Turn Off Procedure**

Set the logic control pins to a logic LOW.

Disable the  $V_{CC}$  supply.


## **Package Drawings**

Figure 20. Package Outline Drawing NEG12 PSC-4642



## **Recommended Land Pattern**

#### Figure 21. Recommended Land Pattern NEG12 PSC-4642



# RENESAS

# **Marking Diagram**

| 2977<br>YW** | Line 1 - 2977 = Abbreviated part number.<br>Line 2 - Y = Year code.<br>Line 2 - W = Work week code.<br>Line 2 - ** = Sequential alpha for lot traceability. |
|--------------|---|
| •            |   |

# **Ordering Information**

| Orderable Part Number | Package                      | MSL Rating | Shipping Packaging | Temperature     |
|-----------------------|------------------------------|------------|--------------------|-----------------|
| F2977NEGK             | 2mm x 2mm x 0.5mm 12-VFQFP-N | MSL1       | Cut Reel           | -40°C to +105°C |
| F2977NEGK8            | 2mm x 2mm x 0.5mm 12-VFQFP-N | MSL1       | Tape and Reel      | -40°C to +105°C |
| F2977EVBI             | Evaluation Board             |            |                    |                 |



# **Revision History**

| Revision | Revision Date | Description of Change |
|----------|---------------|-----------------------|
| Rev O    | 2017-May-19   | Initial Release       |

#### Notice

- 1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
- Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
- No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 4. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
- Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

- 6. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
- 7. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
- 8. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 9. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
- 10. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
- This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
   Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas
- Electronics products. (Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries
- (Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.4.0-1 November 2017)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit: www.renesas.com/contact/

### Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.