

August 1991

Features


- 1A, 80V and 100V
- $R_{DS(on)} = 1.2\Omega$
- SOA is Power-Dissipation Limited
- Nanosecond Switching Speeds
- Linear Transfer Characteristics
- High Input Impedance
- Majority Carrier Device

Description

The RFL1N08 and RFL1N10 are n-channel enhancement mode silicon-gate power field-effect transistors designed for applications such as switching regulators, switching converters, motor drivers, relay drivers, and drivers for high-power bipolar switching transistors requiring high speed and low gate-drive power. These types can be operated directly from integrated circuits.


The RFL-series types are supplied in the JEDEC TO-205AF metal package.

Package



Terminal Diagram

N-CHANNEL ENHANCEMENT MODE



Absolute Maximum Ratings ($T_C = +25^\circ\text{C}$), Unless Otherwise Specified

	RFL1N08	RFL1N10	UNITS
Drain-Source Voltage	80	100	V
Drain-Gate Voltage ($R_{GS} = 1\text{M}\Omega$)	80	100	V
Gate-Source Voltage	± 20	± 20	V
Drain Current, RMS Continuous	1	1	A
Pulsed	5	5	A
Power Dissipation Total @ $T_C = 25^\circ\text{C}$	8.33	8.33	W
Derating Above $T_C = 25^\circ\text{C}$	0.0667	0.0667	W/ $^\circ\text{C}$
Operating and Storage Junction Temperature Range	-55 to $+150$	-55 to $+150$	$^\circ\text{C}$

Specifications RFL1N08, RFL1N10

Electrical Characteristics ($T_C = +25^{\circ}\text{C}$), Unless Otherwise Specified

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N08		RFL1N10		
			MIN	MAX	MIN	MAX	
Drain-Source Breakdown Voltage	BV _{DSS}	I _D = 1mA, V _{GS} = 0	80	–	100	–	V
Gate-Threshold Voltage	V _{GS(th)}	V _{GS} = V _{DS} , I _D = 250μA	2	4	2	4	V
Zero-Gate Voltage Drain Current	I _{DSS}	V _{DS} = 65V	–	1	–	–	μA
		V _{DS} = 80V	–	–	–	1	μA
		T _C = +125°C V _{DS} = 65V	–	50	–	–	μA
		V _{DS} = 80V	–	–	–	50	μA
Gate-Source Leakage Current	I _{GSS}	V _{GS} = ±20V, V _{DS} = 0	–	100	–	100	nA
Drain-Source On-Voltage	V _{DS(on)} *	I _D = 1A, V _{GS} = 10V	–	1.2	–	1.2	V
		I _D = 2A, V _{GS} = 10V	–	3.3	–	3.3	V
Static Drain-Source On Resistance	r _{DS(on)} *	I _D = 1A, V _{GS} = 10V	–	1.2	–	1.2	Ω
Forward Transconductance	g _{fs} *	I _D = 1A, V _{DS} = 10V	400	–	400	–	S (1/Ω)
Input Capacitance	C _{ISS}	V _{GS} = 0V, V _{DS} = 25V f = 1MHz	–	200	–	200	pF
Output Capacitance	C _{OSS}		–	80	–	80	pF
Reverse-Transfer Capacitance	C _{RSS}		–	25	–	25	pF
Turn-On Delay Time	t _{d(on)}	I _D = 1A, V _{DD} = 50V R _{GEN} = R _{GS} = 50Ω V _{GS} = 10V	17 (typ)	25	17 (typ)	25	ns
Rise Time	t _r		30 (typ)	45	30 (typ)	45	ns
Turn-Off Delay Time	t _{d(off)}		30 (typ)	45	30 (typ)	45	ns
Fall Time	t _f		30 (typ)	50	30 (typ)	50	ns
Thermal Resistance Junction-to-Case	R _{θJC}		–	15	–	15	°C/W

Source-Drain Diode Ratings and Characteristics

CHARACTERISTIC	SYMBOLS	TEST CONDITIONS	LIMITS				UNITS
			RFL1N08		RFL1N10		
			MIN	MAX	MIN	MAX	
Diode Forward Voltage	V _{SD} *	I _{SD} = 1 A	–	1.4	–	1.4	V
Diode Reverse Recovery Time	t _{rr}	I _F = 2 A dI _F /dt = 50A/μs	100 (typ)	100 (typ)	100 (typ)	100 (typ)	ns

* Pulsed: Pulse duration = 300 μs max., duty cycle = 2%.

RFL1N08, RFL1N10




Fig. 1 - Maximum operating areas for all types.




Fig. 2 - Power dissipation vs. temperature derating curve for all types.




Fig. 3 - Typical normalized gate threshold voltage as a function of junction temperature for all types.




Fig. 4 - Normalized drain-to-source on resistance to junction temperature for all types.




Fig. 5 - Typical transfer characteristics for all types.

RFL1N08, RFL1N10




Fig. 6 - Normalized switching waveforms for constant gate-current. Refer to Harris application notes AN-7254 and AN-7260.




Fig. 7 - Typical saturation characteristics for all types.




Fig. 8 - Typical drain-to-source on resistance as a function of drain current for all types.




Fig. 9 - Capacitance as a function of drain-to-source voltage for all types.




Fig. 10 - Typical forward transconductance as a function of drain current for all types.




Fig. 11 - Switching Time Test Circuit.