

HM514170A/AL, HM51S4170A/AL Series

262,144-Word x 16-Bit Dynamic Random Access Memory

■ DESCRIPTION

The Hitachi HM514170A/AL are CMOS dynamic RAM organized as 262,144-word x 16-bit. HM514170A/AL have realized higher density, higher performance and various functions by employing 0.8 μm CMOS process technology and some new CMOS circuit design technologies. The HM514170A/AL offer fast page mode as a high speed access mode.

Multiplexed address input permits the HM514170A/AL to be packaged in standard 400 mil 40-pin plastic SOJ, standard 475 mil 40-pin plastic ZIP and standard 400 mil 40-pin plastic TSOPII.

Internal refresh timer enables HM51S4170A/AL self refresh operation.

■ FEATURES

- Single 5V (±10%)
- High Speed
 - Access Time70 ns/80 ns/100 ns (max)
- Low Power Dissipation
 - Active Mode742.5 mW/660 mW/550 mW (max)
 - Standby Mode11 mW (max)
 - 1.1 mW (max) (L-Version)
- Fast Page Mode Capability
- 1,024 Refresh Cycle16 ms
- 128 ms (L-Version)
- 2 \overline{WE} Byte Control
- 2 Variations of Refresh
 - \overline{RAS} Only Refresh
 - CAS Before \overline{RAS} Refresh
- Battery Back-up Operation (L-Version)
- Self-Refresh Operation (HM51S4170A/AL)

2



■ ORDERING INFORMATION

Part No.	Access Time	Package
HM514170AJ-7	70 ns	400 mil 40-pin
HM514170AJ-8	80 ns	Plastic SOJ
HM514170AJ-10	100 ns	(CP-40DA)
HM514170AZ-7	70 ns	475 mil 40-pin
HM514170AZ-8	80 ns	Plastic ZIP
HM514170AZ-10	100 ns	(ZP-40)
HM514170ATT-7	70 ns	400 mil 40-pin
HM514170ATT-8	80 ns	Plastic TSOPII
HM514170ATT-10	100 ns	(TTP-40DB)
HM514170ARR-7	70 ns	400 mil 40-pin
HM514170ARR-8	80 ns	Plastic TSOPII
HM514170ARR-10	100 ns	(TTP-40DB)
HM514170ALJ-7	70 ns	400 mil 40-pin
HM514170ALJ-8	80 ns	Plastic SOJ
HM514170ALJ-10	100 ns	(CP-40DA)
HM514170ALZ-7	70 ns	475 mil 40-pin
HM514170ALZ-8	80 ns	Plastic ZIP
HM514170ALZ-10	100 ns	(ZP-40)
HM514170ALTT-7	70 ns	400 mil 40-pin
HM514170ALTT-8	80 ns	Plastic TSOPII
HM514170ALTT-10	100 ns	(TTP-40DB)
HM514170ALRR-7	70 ns	400 mil 40-pin
HM514170ALRR-8	80 ns	Plastic TSOPII
HM514170ALRR-10	100 ns	(TTP-40DB)

Part No.	Access Time	Package
HM51S4170AJ-7	70 ns	400 mil 40-pin
HM51S4170AJ-8	80 ns	Plastic SOJ
HM51S4170AJ-10	100 ns	(CP-40DA)
HM51S4170AZ-7	70 ns	475 mil 40-pin
HM51S4170AZ-8	80 ns	Plastic ZIP
HM51S4170AZ-10	100 ns	(ZP-40)
HM51S4170ATT-7	70 ns	400 mil 40-pin
HM51S4170ATT-8	80 ns	Plastic TSOPII
HM51S4170ATT-10	100 ns	(TTP-40DB)
HM51S4170ARR-7	70 ns	400 mil 40-pin
HM51S4170ARR-8	80 ns	Plastic TSOPII
HM51S4170ARR-10	100 ns	(TTP-40DB)
HM51S4170ALJ-7	70 ns	400 mil 40-pin
HM51S4170ALJ-8	80 ns	Plastic SOJ
HM51S4170ALJ-10	100 ns	(CP-40DA)
HM51S4170ALZ-7	70 ns	475 mil 40-pin
HM51S4170ALZ-8	80 ns	Plastic ZIP
HM51S4170ALZ-10	100 ns	(ZP-40)
HM51S4170ALTT-7	70 ns	400 mil 40-pin
HM51S4170ALTT-8	80 ns	Plastic TSOPII
HM51S4170ALTT-10	100 ns	(TTP-40DB)
HM51S4170ALRR-7	70 ns	400 mil 40-pin
HM51S4170ALRR-8	80 ns	Plastic TSOPII
HM51S4170ALRR-10	100 ns	(TTP-40DB)

HITACHI®

■ PIN ARRANGEMENT




■ PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₉	Address Input —Row Address A ₀ -A ₉ —Column Address A ₀ -A ₇ —Refresh Address A ₀ -A ₉
I/O ₀ -I/O ₁₅	Data-in/Data-out
RAS	Row Address Strobe
CAS	Column Address Strobe
UWE/LWE	Read/Write Enable
OE	Output Enable
V _{CC}	Power (+ 5V)
V _{SS}	Ground

■ BLOCK DIAGRAM

2



00132-5

■ TRUTH TABLE

Inputs					I/O		Operation
RAS	LWE	UWE	CAS	OE	I/O ₀ -I/O ₇	I/O ₈ -I/O ₁₅	
H	H	H	H	H	High-Z	High-Z	Standby
L	H	H	H	H	High-Z	High-Z	Refresh
L	H	H	L	L	D _{out}	D _{out}	Word Read
L	L	H	L	H	D _{in}	Don't Care	Lower Byte Write
L	H	L	L	H	Don't Care	D _{in}	Upper Byte Write
L	L	L	L	H	D _{in}	D _{in}	Word Write
L	H	H	L	H	High-Z	High-Z	
H to L	—	—	L	—	High-Z	High-Z	CBR Refresh or Self Refresh

■ ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	- 1.0 to + 7.0	V
Supply Voltage Relative to V _{SS}	V _{CC}	- 1.0 to + 7.0	V
Short Circuit Output Current	I _{out}	50	mA
Power Dissipation	P _T	1.0	W
Operating Temperature	T _{opr}	0 to + 70	°C
Storage Temperature	T _{stg}	- 55 to + 125	°C

■ ELECTRICAL CHARACTERISTICS
• Recommended DC Operating Conditions (T_A = 0 to +70°C)²

Parameter	Symbol	Min	Typ	Max	Unit	Note	
Supply Voltage	V _{SS}	0	0	0	V		
	V _{CC}	4.5	5.0	5.5	V	1	
Input High Voltage	V _{IH}	2.4	—	6.5	V	1	
Input Low Voltage	(I/O Pin)	V _{IL}	- 1.0	—	0.8	V	1
	(Others)	V _{IL}	- 2.0	—	0.8	V	1

- Notes: 1. All voltage referenced to V_{SS}.
 2. The supply voltage with all V_{CC} pins must be on the same level.
 The supply voltage with all V_{SS} pins must be on the same level.

• DC Electrical Characteristics (T_A = 0 to +70°C, V_{CC} = 5V ±10%, V_{SS} = 0V)

Parameter	Symbol	HM514170A/AL-7 HM51S4170A/AL-7		HM514170A/AL-8 HM51S4170A/AL-8		HM514170A/AL-10 HM51S4170A/AL-10		Unit	Test Conditions	Note
		Min	Max	Min	Max	Min	Max			
Operating Current	I _{CC1}	—	135	—	120	—	100	mA	RAS, CAS cycling t _{RC} = min	1, 2
Standby Current	I _{CC2}	—	2	—	2	—	2	mA	TTL Interface RAS, CAS = V _{IH} D _{out} = High-Z	
		—	1	—	1	—	1	mA	CMOS Interface RAS, CAS, UWE, LWE, OE ≥ V _{CC} - 0.2V D _{out} = High-Z	
Standby Current (L-Version)		—	200	—	200	—	200	μA	CMOS Interface RAS, CAS, OE, UWE, LWE ≥ V _{CC} - 0.2V D _{out} = High-Z	
RAS Only Refresh Current	I _{CC3}	—	130	—	115	—	100	mA	t _{RC} = min	2
Standby Current	I _{CC5}	—	5	—	5	—	5	mA	RAS = V _{IH} CAS = V _{IL} D _{out} = Enable	1
CAS Before RAS Refresh Current	I _{CC6}	—	130	—	115	—	100	mA	t _{RC} = min	25
Fast Page Mode Current	I _{CC7}	—	130	—	120	—	110	mA	t _{PC} = min	1, 3
Battery Back-up Current (Standby with CBR Refresh) (L-Version)	I _{CC10}	—	300	—	300	—	300	μA	Standby: CMOS Interface D _{out} = High-Z CBR Refresh: t _{RC} = 125 μs t _{TRAS} ≤ 1 μs, CAS = V _{IL} UWE, LWE, OE = V _{IH}	4
Self-Refresh Mode Current (HM51S4170A)	I _{CC11}	—	1	—	1	—	1	mA	CMOS Interface RAS, CAS ≤ 0.2V D _{out} = High-Z	
Self-Refresh Mode Current (HM51S4170AL)		—	200	—	200	—	200	μA	CMOS Interface RAS, CAS ≤ 0.2V D _{out} = High-Z	
Input Leakage Current	I _{LI}	-10	10	-10	10	-10	10	μA	0V ≤ V _{in} ≤ 6.5V	
Output Leakage Current	I _{LO}	-10	10	-10	10	-10	10	μA	0V ≤ V _{out} ≤ 6.5V D _{out} = Disable	
Output High Voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High I _{out} = -5.0 mA	
Output Low Voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low I _{out} = 4.2 mA	

- Notes:
- I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.
 - Address can be changed ≤ 1 time while RAS = V_{IL}.
 - Address can be changed ≤ 1 time while CAS = V_{IH}.
 - V_{IH} ≥ V_{CC} - 0.2V, V_{IL} ≤ 0.2V; Address can be changed ≤ 1 time while RAS = V_{IL}.
 - All the V_{CC} pins shall be supplied with the same voltage.
All the V_{SS} pins shall be supplied with the same voltage.

2

HM514170A/AL, HM51S4170A/AL Series
• Capacitance ($T_A = 25^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Note
Input Capacitance (Address)	C_{I1}	—	5	pF	1
Input Capacitance (Clocks)	C_{I2}	—	7	pF	1
Output Capacitance (Data-in, Data-out)	$C_{I/O}$	—	10	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{\text{CAS}} = V_{IH}$ to disable D_{out} .

• AC Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5V \pm 10\%$, $V_{SS} = 0V$)^{1, 14, 15, 17, 18}
Test Conditions

- Input rise and fall times: 5 ns
- Input timing reference levels: 0.8V, 2.4V
- Output load: 2 TTL gate + C_L (100 pF) (Including scope and jig)

Read, Write, Read-Modify-Write and Refresh Cycles (Common Parameters)

Parameter	Symbol	HM514170A/AL-7 HM51S4170A/AL-7		HM514170A/AL-8 HM51S4170A/AL-8		HM514170A/AL-10 HM51S4170A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t_{RC}	130	—	150	—	180	—	ns	
RAS Precharge Time	t_{RP}	50	—	60	—	70	—	ns	
RAS Pulse Width	t_{RAS}	70	10000	80	10000	100	10000	ns	
CAS Pulse Width	t_{CAS}	20	10000	20	10000	25	10000	ns	22
Row Address Setup Time	t_{ASR}	0	—	0	—	0	—	ns	
Row Address Hold Time	t_{RAH}	10	—	10	—	15	—	ns	
Column Address Setup Time	t_{ASC}	0	—	0	—	0	—	ns	
Column Address Hold Time	t_{CAH}	15	—	15	—	20	—	ns	
RAS to CAS Delay Time	t_{RCD}	20	50	20	60	25	75	ns	8
RAS to Column Address Delay Time	t_{RAD}	15	35	15	40	20	55	ns	9
RAS Hold Time	t_{RSH}	20	—	20	—	25	—	ns	
CAS Hold Time	t_{CSH}	70	—	80	—	100	—	ns	
CAS to RAS Precharge Time	t_{CRP}	15	—	15	—	15	—	ns	23
$\overline{\text{OE}}$ to D_{in} Delay Time	t_{ODD}	20	—	20	—	25	—	ns	
$\overline{\text{OE}}$ Delay Time from D_{in}	t_{DZO}	0	—	0	—	0	—	ns	
CAS Setup Time from D_{in}	t_{DZC}	0	—	0	—	0	—	ns	
Transition Time (Rise and Fall)	t_T	3	50	3	50	3	50	ns	7
Refresh Period	t_{REF}	—	16	—	16	—	16	ms	
Refresh Period (L-Version)	t_{REF}	—	128	—	128	—	128	ms	

Read Cycle

Parameter	Symbol	HM514170A/AL-7 HM51S4170A/AL-7		HM514170A/AL-8 HM51S4170A/AL-8		HM514170A/AL-10 HM51S4170A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Access Time from $\overline{\text{RAS}}$	t _{RAC}	—	70	—	80	—	100	ns	2, 3
Access Time from $\overline{\text{CAS}}$	t _{CAC}	—	20	—	20	—	25	ns	3, 4, 13
Access Time from Address	t _{AA}	—	35	—	40	—	45	ns	3, 5, 13
Access Time from $\overline{\text{OE}}$	t _{OAC}	—	20	—	20	—	25	ns	22
Read Command Setup Time	t _{RCS}	0	—	0	—	0	—	ns	20
Read Command Hold Time to $\overline{\text{CAS}}$	t _{RCH}	0	—	0	—	0	—	ns	16, 19
Read Command Hold Time to $\overline{\text{RAS}}$	t _{RRH}	0	—	0	—	0	—	ns	16
Column Address to $\overline{\text{RAS}}$ Lead Time	t _{RAL}	35	—	40	—	45	—	ns	
Output Buffer Turn-off Time	t _{OFF1}	0	15	0	15	0	20	ns	6
Output Buffer Turn-off to $\overline{\text{OE}}$	t _{OFF2}	0	15	0	15	0	20	ns	6
$\overline{\text{CAS}}$ to D _{in} Delay Time	t _{CDD}	15	—	15	—	20	—	ns	

Write Cycle

Parameter	Symbol	HM514170A/AL-7 HM51S4170A/AL-7		HM514170A/AL-8 HM51S4170A/AL-8		HM514170A/AL-10 HM51S4170A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t _{WCS}	0	—	0	—	0	—	ns	10, 19
Write Command Hold Time	t _{WCH}	15	—	15	—	20	—	ns	20
Write Command Pulse Width	t _{WP}	10	—	10	—	20	—	ns	21
Write Command to $\overline{\text{RAS}}$ Lead Time	t _{RWL}	20	—	20	—	25	—	ns	21
Write Command to $\overline{\text{CAS}}$ Lead Time	t _{CWL}	20	—	20	—	25	—	ns	21
Data-in Setup Time	t _{DS}	0	—	0	—	0	—	ns	11, 21
Data-in Hold Time	t _{DH}	15	—	15	—	20	—	ns	11, 21
$\overline{\text{CAS}}$ to $\overline{\text{OE}}$ Delay Time	t _{COD}	—	0	—	0	—	0	ns	22

Read-Modify-Write Cycle

Parameter	Symbol	HM514170A/AL-7 HM51S4170A/AL-7		HM514170A/AL-8 HM51S4170A/AL-8		HM514170A/AL-10 HM51S4170A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Read-Modify-Write Cycle Time	t _{RWC}	180	—	200	—	245	—	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{RWD}	95	—	105	—	135	—	ns	10, 19
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{CWD}	45	—	45	—	60	—	ns	10, 19
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	60	—	65	—	80	—	ns	10, 19
$\overline{\text{OE}}$ Hold Time from $\overline{\text{WE}}$	t _{OEH}	20	—	20	—	25	—	ns	21

Refresh Cycle

Parameter	Symbol	HM514170A/AL-7 HM51S4170A/AL-7		HM514170A/AL-8 HM51S4170A/AL-8		HM514170A/AL-10 HM51S4170A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
CAS Setup Time (CAS Before RAS Refresh Cycle)	tCSR	10	—	10	—	10	—	ns	19
CAS Hold Time (CAS Before RAS Refresh Cycle)	tCHR	10	—	10	—	10	—	ns	20
RAS Precharge to CAS Hold Time	tRPC	10	—	10	—	10	—	ns	19
CAS Precharge Time in Normal Mode	tCPN	10	—	10	—	10	—	ns	

Fast Page Mode Cycle

Parameter	Symbol	HM514170A/AL-7 HM51S4170A/AL-7		HM514170A/AL-8 HM51S4170A/AL-8		HM514170A/AL-10 HM51S4170A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
Fast Page Mode Cycle Time	tPC	45	—	50	—	55	—	ns	
Fast Page Mode CAS Precharge Time	tCP	10	—	10	—	10	—	ns	
Fast Page Mode RAS Pulse Width	tRASC	—	100000	—	100000	—	100000	ns	12
Access Time from CAS Precharge	tACP	—	40	—	45	—	50	ns	3, 13
RAS Hold Time from CAS Precharge	tRHCP	40	—	45	—	50	—	ns	
Fast Page Mode Read-Modify-Write Cycle CAS Precharge to WE Delay Time	tCPW	65	—	70	—	85	—	ns	21
Fast Page Mode Read-Modify-Write Cycle Time	tPCM	95	—	100	—	110	—	ns	

Self-Refresh Mode


Parameter	Symbol	HM51S4170A/AL-7		HM51S4170A/AL-8		HM51S4170A/AL-10		Unit	Note
		Min	Max	Min	Max	Min	Max		
RAS Pulse Width (Self-Refresh)	tRASS	100	—	100	—	100	—	μs	
RAS Precharge Time (Self-Refresh)	tRPS	130	—	150	—	180	—	ns	
CAS Hold Time (Self-Refresh)	tCHS	— 50	—	— 50	—	— 50	—	ns	

- Notes:
1. AC measurements assume $t_T = 5$ ns.
 2. Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$. If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
 3. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
 4. Assumes that $t_{RCD} \geq t_{RCD}(\max)$ and $t_{RAD} \leq t_{RAD}(\max)$.
 5. Assumes that $t_{RCD} \leq t_{RCD}(\max)$ and $t_{RAD} \geq t_{RAD}(\max)$.
 6. $t_{OFF}(\max)$ defines the time at which the output achieves the open circuit condition and is not referred to output voltage levels.
 7. $V_{IH}(\min)$ and $V_{IL}(\max)$ are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} and V_{IL} .
 8. Operation with the $t_{RCD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RCD}(\max)$ is specified as a reference point only, if t_{RCD} is greater than the specified $t_{RCD}(\max)$ limit, then access time is controlled exclusively by t_{CAC} .
 9. Operation with the $t_{RAD}(\max)$ limit insures that $t_{RAC}(\max)$ can be met, $t_{RAD}(\max)$ is specified as a reference point only, if t_{RAD} is greater than the specified $t_{RAD}(\max)$ limit, then access time is controlled exclusively by t_{AA} .
 10. t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only: if $t_{WCS} \geq t_{WCS}(\min)$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\min)$, $t_{CWD} \geq t_{CWD}(\min)$, $t_{AWD} \geq t_{AWD}(\min)$ and $t_{CPW} \geq t_{CPW}(\min)$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
 11. These parameters are referred to CAS leading edge in an early write cycle and to WE leading edge in a delayed write or a read-modify-write cycle.
 12. t_{RASC} defines \overline{RAS} pulse width in fast page mode cycles.
 13. Access time is determined by the longer of t_{AA} or t_{CAC} or t_{ACP} .
 14. After power up pause for 100 μ s, then DRAM initialization requires a minimum of eight \overline{RAS} only refresh or eight \overline{CAS} before \overline{RAS} refresh cycles. If the user will implement CAS before \overline{RAS} timing in their system, then the eight initialization cycles must be \overline{CAS} before \overline{RAS} cycles.
 15. In delayed write or read-modify-write cycles, \overline{OE} must disable output buffer prior to applying data to the device.
 16. Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
 17. The supply voltage with all V_{CC} pins must be on the same level.
The supply voltage with all V_{SS} pins must be on the same level.
 18. A word of data can be written only when \overline{LWE} and \overline{UWE} go low at the same time. This implies that early write cycles cannot be combined with delayed write cycles in the same cycles because all data is latched at the fall of the first \overline{WE} . In other words, staggering the \overline{WE} signals in one cycle is not permitted.
 19. t_{RCH} , t_{RRH} , t_{WCS} , t_{RWD} , t_{CWD} and t_{AWD} are determined by the earlier falling edge of \overline{UWE} and \overline{LWE} .
 20. t_{WCH} and t_{RCS} are determined by the later rising edge of \overline{UWE} or \overline{LWE} .
 21. t_{WP} , t_{RWL} , t_{CWL} , t_{OEHL} , t_{DS} , t_{DH} and t_{CPW} should be satisfied by both \overline{UWE} and \overline{LWE} .
 22. When output buffers are enabled once, sustain the low impedance state until valid data is obtained. When output buffer is turned on and off within a very short time, generally it causes large V_{CC}/V_{SS} line noise, which causes to degrade $V_{IH}(\min)/V_{IL}(\max)$ level.
 23. t_{CRP} is planned to be improved to match the standard DRAM specifications.
 24. If you use distributed CBR refresh mode with 15.6 μ s interval in normal read/write cycle, CBR refresh should be executed within 15.6 μ s immediately after exiting from and before entering into self refresh mode.
 25. If you use \overline{RAS} only refresh or CBR burst refresh mode in normal read/write cycle, 1024 cycles of distributed CBR refresh with 15.6 μ s interval should be executed within 16 ms immediately after exiting from and before entering into the self refresh mode.
 26. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.


• Notes Concerning 2WE Control

Please do not intentionally separate the $\overline{UWE}/\overline{LWE}$ operation timing. However skews between $\overline{UWE}/\overline{LWE}$ are allowed under the following conditions:

- (1) Each of the $\overline{UWE}/\overline{LWE}$ should satisfy the timing specifications individually.
- (2) Different operation mode for upper/lower byte is not allowed; such as following.




(3) Closely separated upper/lower byte control is not allowed. However when the condition ($t_{CP} \leq t_{UL}$) is satisfied, fast page mode can be performed.



■ TIMING WAVEFORMS


• Read Cycle/Early Write Cycle

2




00132-8

• Early Write Cycle



• Delayed Write Cycle


2



• : Don't care
 ** Invalid Dout comes out, when \overline{OE} is low level.


00132-10

• Read-Modify-Write Cycle




00132-11

• RAS Only Refresh Cycle




2

• $\overline{\text{CAS}}$ Before $\overline{\text{RAS}}$ Refresh Cycle



00132-13


• Fast Page Mode Read Cycle



2

00132-14


• Fast Page Mode Early Write Cycle



00132-15


• Fast Page Mode Delayed Write Cycle

2




00132-16

• Fast Page Mode Read-Modify-Write Cycle



• Self Refresh Cycle



2

The low self refresh current is achieved by introducing extremely long internal refresh cycle. Therefore some care needs to be taken on the refresh.

1. Please do not use t_{RASS} timing, $10 \mu s \leq t_{RASS} \leq 100 \mu s$. During this period, the device is in transition state from normal operation mode to self refresh mode. If $t_{RASS} \geq 100 \mu s$, then \overline{RAS} precharge time should use t_{RPS} instead of t_{RP} .
2. If you use distributed CBR refresh mode with $15.6 \mu s$ interval in normal read/write cycle, CBR refresh should be executed within $15.6 \mu s$ immediately after exiting from and before entering into self refresh mode.
3. If you use \overline{RAS} only refresh or CBR burst refresh mode in normal read/write cycle, 1024 cycles of distributed CBR refresh with $15.6 \mu s$ interval should be executed within 16 ms immediately after exiting from and before entering into the self refresh mode.
4. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.