

165-Bump BGA Commercial Temp Industrial Temp

18Mb SigmaQuad-II+ Burst of 4 SRAM

435 MHz-300 MHz 1.8 V V_{DD} 1.8 V and 1.5 V I/O

Features

- 2.0 Clock Latency
- Simultaneous Read and Write SigmaQuadTM Interface
- JEDEC-standard pinout and package
- Dual Double Data Rate interface
- Byte Write controls sampled at data-in time
- Burst of 4 Read and Write
- 1.8 V + 100/-100 mV core power supply
- 1.5 V or 1.8 V HSTL Interface
- Pipelined read operation
- Fully coherent read and write pipelines
- ZQ pin for programmable output drive strength
- Data Valid Pin (QVLD)
- IEEE 1149.1 JTAG-compliant Boundary Scan
- 165-bump, 13 mm x 15 mm, 1 mm bump pitch BGA package
- RoHS-compliant 165-bump BGA package available

SigmaQuad™ Family Overview

The GS8182D19/37D are built in compliance with the SigmaQuad-II+ SRAM pinout standard for Separate I/O synchronous SRAMs. They are 18,874,368-bit (18Mb) SRAMs. The GS8182D19/37D SigmaQuad SRAMs are just

one element in a family of low power, low voltage HSTL I/O SRAMs designed to operate at the speeds needed to implement economical high performance networking systems.

Clocking and Addressing Schemes

The GS8182D19/37D SigmaQuad-II+ SRAMs are synchronous devices. They employ two input register clock inputs, K and \overline{K} . K and \overline{K} are independent single-ended clock inputs, not differential inputs to a single differential clock input buffer.

Each internal read and write operation in a SigmaQuad-II B4 RAM is four times wider than the device I/O bus. An input data bus de-multiplexer is used to accumulate incoming data before it is simultaneously written to the memory array. An output data multiplexer is used to capture the data produced from a single memory array read and then route it to the appropriate output drivers as needed. Therefore the address field of a SigmaQuad-II B4 RAM is always two address pins less than the advertised index depth (e.g., the 2M x 8 has a 512K addressable index).

Parameter Synopsis

	-435	-400	-375	-333	-300
tKHKH	2.3 ns	2.5 ns	2.67 ns	3.3 ns	3.0 ns
tKHQV	0.45 ns				



512K x 36 SigmaQuad-II+ SRAM—Top View

_	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/SA (288Mb)	NC/SA (72 Mb)	w	BW2	K	BW1	R	NC/SA (36Mb)	NC/SA (144Mb)	CQ
В	Q27	Q18	D18	SA	BW3	K	BW0	SA	D17	Q17	Q8
С	D27	Q28	D19	V _{SS}	SA	NC	SA	V _{SS}	D16	Q7	D8
D	D28	D20	Q19	V _{SS}	V_{SS}	V_{SS}	V_{SS}	V_{SS}	Q16	D15	D7
E	Q29	D29	Q20	V_{DDQ}	V_{SS}	V_{SS}	V_{SS}	V_{DDQ}	Q15	D6	Q6
F	Q30	Q21	D21	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	D14	Q14	Q5
G	D30	D22	Q22	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	Q13	D13	D5
Н	Doff	V _{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	D31	Q31	D23	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	D12	Q4	D4
K	Q32	D32	Q23	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	Q12	D3	Q3
L	Q33	Q24	D24	V_{DDQ}	v_{ss}	V_{SS}	V_{SS}	V_{DDQ}	D11	Q11	Q2
M	D33	Q34	D25	V_{SS}	V_{SS}	V _{SS}	V _{SS}	V_{SS}	D10	Q1	D2
N	D34	D26	Q25	V _{SS}	SA	SA	SA	V _{SS}	Q10	D9	D1
Р	Q35	D35	Q26	SA	SA	QVLD	SA	SA	Q9	D0	Q0
R	TDO	тск	SA	SA	SA	NC	SA	SA	SA	TMS	TDI

11 x 15 Bump BGA—13 x 15 mm² Body—1 mm Bump Pitch

- 1. BW0 controls writes to D0:D8; BW1 controls writes to D9:D17; BW2 controls writes to D18:D26; BW3 controls writes to D27:D35
- 2. NC = Not connected



1M x 18 SigmaQuad-II+ SRAM—Top View

	1	2	3	4	5	6	7	8	9	10	11
Α	CQ	NC/SA (144 Mb)	NC/SA (36 Mb)	W	BW1	K	NC/SA (288Mb)	R	SA	NC/SA (72 Mb)	CQ
В	NC	Q9	D9	SA	NC	K	BW0	SA	NC	NC	Q8
С	NC	NC	D10	V _{SS}	SA	NC	SA	V _{SS}	NC	Q7	D8
D	NC	D11	Q10	V_{SS}	V_{SS}	V_{SS}	V _{SS}	V_{SS}	NC	NC	D7
E	NC	NC	Q11	V _{DDQ}	V _{SS}	V _{SS}	V _{SS}	V _{DDQ}	NC	D6	Q6
F	NC	Q12	D12	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	NC	NC	Q5
G	NC	D13	Q13	V_{DDQ}	V_{DD}	V _{SS}	V _{DD}	V_{DDQ}	NC	NC	D5
Н	Doff	V _{REF}	V_{DDQ}	V_{DDQ}	V_{DD}	V _{SS}	V _{DD}	V_{DDQ}	V_{DDQ}	V_{REF}	ZQ
J	NC	NC	D14	V_{DDQ}	V_{DD}	V_{SS}	V_{DD}	V_{DDQ}	NC	Q4	D4
K	NC	NC	Q14	V_{DDQ}	V_{DD}	V _{SS}	V_{DD}	V_{DDQ}	NC	D3	Q3
L	NC	Q15	D15	V_{DDQ}	V _{SS}	V _{SS}	V _{SS}	V_{DDQ}	NC	NC	Q2
M	NC	NC	D16	V _{SS}	V _{SS}	V _{SS}	V _{SS}	V _{SS}	NC	Q1	D2
N	NC	D17	Q16	V _{SS}	SA	SA	SA	V _{SS}	NC	NC	D1
Р	NC	NC	Q17	SA	SA	QVLD	SA	SA	NC	D0	Q0
R	TDO	тск	SA	SA	SA	NC	SA	SA	SA	TMS	TDI

11 x 15 Bump BGA—13 x 15 mm² Body—1 mm Bump Pitch

- 1. BW0 controls writes to D0:D8. BW1 controls writes to D9:D17.
- 2. NC = Not connected



Pin Description Table

Symbol	Description	Туре	Comments
SA	Synchronous Address Inputs	Input	_
R	Synchronous Read	Input	Active Low
W	Synchronous Write	Input	Active Low
BW0-BW3	Synchronous Byte Writes	Input	Active Low x18/x36 only
K	Input Clock	Input	Active High
K	Input Clock	Input	Active Low
TMS	Test Mode Select	Input	-
TDI	Test Data Input	Input	-
TCK	Test Clock Input	Input	-
TDO	Test Data Output	Output	-
V_{REF}	HSTL Input Reference Voltage	Input	-
ZQ	Output Impedance Matching Input	Input	-
Qn	Synchronous Data Outputs	Output	
Dn	Synchronous Data Inputs	Input	
$\overline{\overline{D}}_{\overline{off}}$	Disable DLL when low	Input	Active Low
CQ	Output Echo Clock	Output	_
CQ	Output Echo Clock	Output	
V _{DD}	Power Supply	Supply	1.8 V Nominal
V_{DDQ}	Isolated Output Buffer Supply	Supply	1.5 or 1.8 V Nominal
V _{SS}	Power Supply: Ground	Supply	_
QVLD	Q Valid Output	Output	
NC	No Connect	_	_

- 1. NC = Not Connected to die or any other pin
- 2. When ZQ pin is directly connected to V_{DDQ}, output impedance is set to minimum value and it cannot be connected to ground or left unconnected.
- 3. K, \overline{K} cannot be set to V_{REF} voltage





Background

Separate I/O SRAMs, from a system architecture point of view, are attractive in applications where alternating reads and writes are needed. Therefore, the SigmaQuad-II+ SRAM interface and truth table are optimized for alternating reads and writes. Separate I/O SRAMs are unpopular in applications where multiple reads or multiple writes are needed because burst read or write transfers from Separate I/O SRAMs can cut the RAM's bandwidth in half.

SigmaQuad-II+ B4 SRAM DDR Read

The status of the Address Input, \overline{W} , and \overline{R} pins are sampled by the rising edges of K. \overline{W} and \overline{R} high causes chip disable. A low on the Read Enable-bar pin, \overline{R} , begins a read cycle. \overline{R} is always ignored if the previous command loaded was a read command. Clocking in a high on the Read Enable-bar pin, \overline{R} , begins a read port deselect cycle.

SigmaQuad-II+ B4 SRAM DDR Write

The status of the Address Input, \overline{W} , and \overline{R} pins are sampled by the rising edges of K. \overline{W} and \overline{R} high causes chip disable. A low on the Write Enable-bar pin, \overline{W} , and a high on the Read Enable-bar pin, \overline{R} , begins a write cycle. \overline{W} is always ignored if the previous command was a write command. Data is clocked in by the next rising edge of K, the rising edge of \overline{K} after that, the next rising edge of K, and finally by the next rising edge of the K that follows.



Power-Up Sequence for SigmaQuad-II+ SRAMs

For compatibility across all vendors it is recommended that SigmaQuad-II+ SRAMs be powered-up in a specific sequence in order to avoid undefined operations

Power-Up Sequence

- 1. Power-up and maintain $\overline{\text{Doff}}$ at low state.
 - 1a. Apply V_{DD}.
 - 1b. Apply V_{DDQ}.
 - 1c. Apply V_{REF} (may also be applied at the same time as V_{DDQ}).
- 2. After voltages are within specification range, and clocks (K, \overline{K}) are stablized, change $\overline{\text{Doff}}$ to high.
- 3. An additional 2048 clock cycles are required to lock the DLL after it has been enabled.

Note:

The DLL may be reset by driving the Doff pin low or by stopping the K clocks for at least 30ns. 2048 cycles of clean K clocks are always required to re-lock the DLL after reset.

DLL Constraints

The DLL synchronizes to either K clock. These clocks should have low phase jitter (t_{KCVar}).

- The DLL cannot operate at a frequency lower than that specified by the t_{KHKH} maximum specification for the desired operating clock frequency.
- If the incoming clock is not stablized when DLL is enabled, the DLL may lock on the wrong frequency and cause undefined errors or failures during the initial stage.

Special Functions

Byte Write Control

Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with a particular byte (e.g., $\overline{BW0}$ controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven high or low during the data in sample times in a write sequence.

Each write enable command and write address loaded into the RAM provides the base address for a 4 beat data transfer. The x18 version of the RAM, for example, may write 72 bits in association with each address loaded. Any 9-bit byte may be masked in any write sequence.

Example x18 RAM Write Sequence using Byte Write Enables

Data In Sample Time	BW0	BW1	D0-D8	D9-D17
Beat 1	0	1	Data In	Don't Care
Beat 2	1	0	Don't Care	Data In
Beat 3	0	0	Data In	Data In
Beat 4	1	0	Don't Care	Data In

Resulting Write Operation

Byte 1 D0-D8	Byte 2 D9–D17	Byte 1 D0-D8	Byte 2 D9–D17	Byte 1 D0–D8	Byte 2 D9-D17	Byte 1 D0–D8	Byte 2 D9–D17
Written	Unchanged	Unchanged	Written	Written	Written	Unchanged	Written
Beat 1		Bea	at 2	Bea	at 3	Bea	at 4

Rev: 1.03a 11/2011 6/27 © 2008, GSI Technology



FLXDrive-II Output Driver Impedance Control

HSTL I/O SigmaQuad-II SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to VSS via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be 5X the value of the desired RAM output impedance. The allowable range of RQ to guarantee impedance matching continuously is between 175Ω and 350Ω . Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts in supply voltage and temperature. The SRAM's output impedance circuitry compensates for drifts in supply voltage and temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is implemented with discrete binary weighted impedance steps.

Separate I/O SigmaQuad II+ B4 SRAM Truth Table

Previous Operation	Α	R	w	Current Operation	D	D	D	D	Q	Q	Q	Q
K ↑ (t _{n-1})	K ↑ (t _n)	K ↑ (t _n)	K ↑ (t _n)	K ↑ (t _n)	K ↑ (t _{n+1})	K ↑ (t _{n+1½})	K ↑ (t _{n+2})	K ↑ t(n+2½)	K ↑ (t _{n+2)}	K ↑ t(_{n+2½})	K ↑ t(_{n+3})	K ↑ t(_{n+3½})
Deselect	Х	1	1	Deselect	Х	Х	_	_	Hi-Z	Hi-Z	_	_
Write	Х	1	Х	Deselect	D2	D3	_	_	Hi-Z	Hi-Z	_	_
Read	Х	Χ	1	Deselect	Х	Х	_	_	Q2	Q3	_	_
Deselect	V	1	0	Write	D0	D1	D2	D3	Hi-Z	Hi-Z	_	_
Deselect	V	0	Х	Read	Х	Х	_	_	Q0	Q1	Q2	Q3
Read	V	Х	0	Write	D0	D1	D2	D3	Q2	Q3	_	_
Write	V	0	Х	Read	D2	D3	_	_	Q0	Q1	Q2	Q3

- 1. "1" = input "high"; "0" = input "low"; "V" = input "valid"; "X" = input "don't care"
- 2. "—" indicates that the input requirement or output state is determined by the next operation.
- 3. Q0, Q1, Q2, and Q3 indicate the first, second, third, and fourth pieces of output data transferred during Read operations.
- 4. D0, D1, D2, and D3 indicate the first, second, third, and fourth pieces of input data transferred during Write operations.
- Qs are tristated for one cycle in response to Deselect and Write commands, one cycle after the command is sampled, except when preceded by a Read command.
- 6. Users should not clock in metastable addresses.



Byte Write Clock Truth Table

BW	BW	BW	BW	Current Operation	D	D	D	D
K ↑ (t _{n+1})	K ↑ (t _{n+1½})	K ↑ (t _{n+2})	K ↑ (t _{n+2½})	K↑ (t _n)	K ↑ (t _{n+1})	K ↑ (t _{n+1½})	K ↑ (t _{n+2})	K ↑ (t _{n+2½})
Т	Т	Т	Т	Write Dx stored if BWn = 0 in all four data transfers	D0	D2	D3	D4
Т	F	F	F	Write Dx stored if BWn = 0 in 1st data transfer only	D0	X	Х	Х
F	Т	F	F	Write Dx stored if BWn = 0 in 2nd data transfer only	Х	D1	Х	Х
F	F	Т	F	Write Dx stored if BWn = 0 in 3rd data transfer only	Х	Х	D2	Х
F	F	F	Т	Write Dx stored if BWn = 0 in 4th data transfer only	Х	Х	X	D3
F	F	F	F	Write Abort No Dx stored in any of the four data transfers	Х	Х	Х	Х

- "1" = input "high"; "0" = input "low"; "X" = input "don't care"; "T" = input "true"; "F" = input "false".
 If one or more BWn = 0, then BW = "T", else BW = "F".



x36 Byte Write Enable (BWn) Truth Table

BW0	BW1	BW2	BW3	D0-D8	D9-D17	D18-D26	D27-D35
1	1	1	1	Don't Care	Don't Care	Don't Care	Don't Care
0	1	1	1	Data In	Don't Care	Don't Care	Don't Care
1	0	1	1	Don't Care	Data In	Don't Care	Don't Care
0	0	1	1	Data In	Data In	Don't Care	Don't Care
1	1	0	1	Don't Care	Don't Care	Data In	Don't Care
0	1	0	1	Data In	Don't Care	Data In	Don't Care
1	0	0	1	Don't Care	Data In	Data In	Don't Care
0	0	0	1	Data In	Data In	Data In	Don't Care
1	1	1	0	Don't Care	Don't Care	Don't Care	Data In
0	1	1	0	Data In	Don't Care	Don't Care	Data In
1	0	1	0	Don't Care	Data In	Don't Care	Data In
0	0	1	0	Data In	Data In	Don't Care	Data In
1	1	0	0	Don't Care	Don't Care	Data In	Data In
0	1	0	0	Data In	Don't Care	Data In	Data In
1	0	0	0	Don't Care	Data In	Data In	Data In
0	0	0	0	Data In	Data In	Data In	Data In

x18 Byte Write Enable (BWn) Truth Table

BW0	BW1	D0-D8	D9-D17
1	1	Don't Care	Don't Care
0	1	Data In	Don't Care
1	0	Don't Care	Data In
0	0	Data In	Data In



Absolute Maximum Ratings

(All voltages reference to $\ensuremath{V_{SS}})$

Symbol	Description	Value	Unit
V _{DD}	Voltage on V _{DD} Pins	-0.5 to 2.9	V
V_{DDQ}	Voltage in V _{DDQ} Pins	–0.5 to V _{DD}	V
V _{REF}	Voltage in V _{REF} Pins	–0.5 to V _{DDQ}	V
V _{I/O}	Voltage on I/O Pins	-0.5 to V _{DDQ} +0.5 (\leq 2.9 V max.)	V
V _{IN}	Voltage on Other Input Pins	-0.5 to V _{DDQ} +0.5 (\leq 2.9 V max.)	V
I _{IN}	Input Current on Any Pin	+/–100	mA dc
I _{OUT}	Output Current on Any I/O Pin	+/–100	mA dc
T _J	Maximum Junction Temperature	125	°C
T _{STG}	Storage Temperature	-55 to 125	°C

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions, for an extended period of time, may affect reliability of this component.

Recommended Operating Conditions

Power Supplies

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	V _{DD}	1.7	1.8	1.9	V
I/O Supply Voltage	V _{DDQ}	1.4	_	1.9	V
Reference Voltage	V _{REF}	0.68	_	0.95	V

Notes:

- The power supplies need to be powered up simultaneously or in the following sequence: V_{DD}, V_{DDQ}, V_{REF}, followed by signal inputs. The power down sequence must be the reverse. V_{DDQ} must not exceed V_{DD}.
- 2. Most speed grades and configurations of this device are offered in both Commercial and Industrial Temperature ranges. The part number of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

Operating Temperature

Parameter	Symbol	Min.	Тур.	Max.	Unit
Ambient Temperature (Commercial Range Versions)	T _A	0	25	70	°C
Ambient Temperature (Industrial Range Versions)	T _A	-40	25	85	°C

Rev: 1.03a 11/2011 10/27 © 2008, GSI Technology



Thermal Impedance

Package	Test PCB Substrate	θ JA (C°/W) Airflow = 0 m/s	θ JA (C°/W) Airflow = 1 m/s	θ JA (C°/W) Airflow = 2 m/s	θ JB (C°/W)	θ JC (C°/W)	
165 BGA	4-layer	19.1	15.9	14.9	7.2	2.3	

Notes:

- 1. Thermal Impedance data is based on a number of of samples from mulitple lots and should be viewed as a typical number.
- 2. Please refer to JEDEC standard JESD51-6.
- 3. The characteristics of the test fixture PCB influence reported thermal characteristics of the device. Be advised that a good thermal path to the PCB can result in cooling or heating of the RAM depending on PCB temperature.

HSTL I/O DC Input Characteristics

Parameter	Symbol	Min	Max	Units	Notes
DC Input Logic High	V _{IH} (dc)	V _{REF} + 0.1	V _{DD} + 0.3	V	1, 4
DC Input Logic Low	V _{IL} (dc)	-0.3	V _{REF} – 0.1	V	1, 3

Notes:

- Compatible with both 1.8 V and 1.5 V I/O drivers
- 2. These are DC test criteria. DC design criteria is V_{REF} ± 50 mV. The AC V_{IH}/V_{IL} levels are defined separately for measuring timing parameters
- 3. V_{IL} (Min)DC = -0.3 V, V_{IL} (Min)AC = -1.5 V (pulse width \leq 3 ns).
- 4. V_{IH} (Max)DC = V_{DDQ} + 0.3 V, V_{IH} (Max)AC = V_{DDQ} + 0.85 V (pulse width \leq 3 ns).


HSTL I/O AC Input Characteristics

Parameter	Symbol	Min	Max	Units	Notes
AC Input Logic High	V _{IH} (ac)	V _{REF} + 200	_	mV	2, 3
AC Input Logic Low	V _{IL} (ac)	_	V _{REF} – 200	mV	2, 3
V _{REF} Peak to Peak AC Voltage	V _{REF} (ac)	ı	5% V _{REF} (DC)	mV	1


- 1. The peak to peak AC component superimposed on V_{REF} may not exceed 5% of the DC component of V_{REF}.
- 2. To guarantee AC characteristics, V_{IH},V_{IL}, Trise, and Tfall of inputs and clocks must be within 10% of each other.
- For devices supplied with HSTL I/O input buffers. Compatible with both 1.8 V and 1.5 V I/O drivers.



Undershoot Measurement and Timing



Overshoot Measurement and Timing



Capacitance

$$(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 1.8 \text{ V})$$

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C _{IN}	V _{IN} = 0 V	4	5	pF
Output Capacitance	C _{OUT}	V _{OUT} = 0 V	6	7	pF
Clock Capacitance	C _{CLK}	V _{IN} = 0 V	5	6	pF

Note:

This parameter is sample tested.


AC Test Conditions

Parameter	Conditions
Input high level	1.25 V
Input low level	0.25 V
Max. input slew rate	2 V/ns
Input reference level	0.75 V
Output reference level	V _{DDQ} /2

Note:

Test conditions as specified with output loading as shown unless otherwise noted.

AC Test Load Diagram



$$RQ = 250 \Omega \text{ (HSTL I/O)}$$

$$V_{REF} = 0.75 \text{ V}$$



Input and Output Leakage Characteristics

Parameter	Symbol	Test Conditions	Min.	Max	Notes
Input Leakage Current (except mode pins)	· · · · · · · · · · · · · · · · · · ·		–2 uA	2 uA	
Doff	INDOFF	$\begin{aligned} &V_{DD} \ge V_{IN} \ge V_{IL} \\ &0 \ V \le V_{IN} \le V_{IL} \end{aligned}$	−2 uA −2 uA	2 uA 2 uA	
Output Leakage Current	I _{OL}	Output Disable, V _{OUT} = 0 to V _{DDQ}	–2 uA	2 uA	

Programmable Impedance HSTL Output Driver DC Electrical Characteristics

Parameter	Symbol	Min.	Max.	Units	Notes
Output High Voltage	V _{OH1}	V _{DDQ} /2 – 0.12	V _{DDQ} /2 + 0.12	V	1, 3
Output Low Voltage	V _{OL1}	V _{DDQ} /2 – 0.12	V _{DDQ} /2 + 0.12	V	2, 3
Output High Voltage	V _{OH2}	V _{DDQ} – 0.2	V _{DDQ}	V	4, 5
Output Low Voltage	V _{OL2}	Vss	0.2	V	4, 6

- 1. $I_{OH} = (V_{DDQ}/2) / (RQ/5) + -15\% @ V_{OH} = V_{DDQ}/2$ (for: $175\Omega \le RQ \le 350\Omega$).
- 2. $I_{OL} = (V_{DDQ}/2) / (RQ/5) + /-15\%$ @ $V_{OL} = V_{DDQ}/2$ (for: $175\Omega \le RQ \le 350\Omega$).
- 3. Parameter tested with RQ = 250Ω and V_{DDQ} = 1.5 V or 1.8 V
- 4. $0\Omega \le RQ \le \infty\Omega$
- 5. $I_{OH} = -1.0 \text{ mA}$
- 6. $I_{OL} = 1.0 \text{ mA}$



Operating Currents

		1		
	Notes	2, 3	2, 3	2, 4
-300	-40° to 85°C	545 mA	500 mA	165 mA
ĕ	0° to 70°C	535 mA	535 mA 490 mA 500 mA	155 mA
33	-40° to 85°C	585 mA		170 mA
-333	0° to 70°C	575 mA	525 mA	160 mA
-375	-40° to 85°C	645 mA	580 mA	180 mA
. 3	0° to 70°C	635 mA	570 mA	170 mA
-400	-40° to 85°C	680 mA	615 mA	185 mA
17-	0° to 70°C	670 mA	605 mA	175 mA 185 mA
-435	-40° to 85°C	900 mA	770 mA 780 mA 605 mA 615 mA	200 mA
4-	0° to 70°C	890 mA	770 mA	190 mA
	Test Conditions	V_{DD} = Max, I_{OUT} = 0 mA Cycle Time $\ge t_{KHKH}$ Min	V_{DD} = Max, I_{OUT} = 0 mA Cycle Time $\geq t_{KHKH}$ Min	Device deselected, $I^{OUT} = 0 \text{ mA, } f = Max,$ $All \text{ Inputs} \leq 0.2 \text{ V}$ or $\geq V_{DD} - 0.2 \text{ V}$
	Symbol	aal	aa _l	l _{SB1}
	Parameter	Operating Current (x36): DDR	Operating Current (x18): DDR	Standby Current (NOP): DDR

Notes:

1. Power measured with output pins floating.

2. Minimum cycle, $I_{OUT} = 0 \text{ mA}$

Operating current is calculated with 50% read cycles and 50% write cycles. Standby Current is only after all pending read and write burst operations are completed.



AC Electrical Characteristics

D	0	-4	35	-4	00	-375		-333		-300		ıţs	es
Parameter	Symbol	Min	Max	Units	Notes								
Clock													
K, K Clock Cycle Time	t _{KHKH}	2.3	8.4	2.5	8.4	2.67	8.4	3.0	8.4	3.3	8.4	ns	
tKC Variable	t _{KVar}	_	0.2	_	0.2	_	0.2	_	0.2	_	0.2	ns	4
K, K Clock High Pulse Width	t _{KHKL}	0.4	_	0.4	_	0.4	_	0.4	_	0.4	_	ns	
K, K Clock Low Pulse Width	t _{KLKH}	0.4	_	0.4	_	0.4	_	0.4	_	0.4	_	ns	
K to K High	t _{KHKH}	1.00	_	1.06	_	1.13	_	1.28	_	1.4	_	ns	
K to K High	t _{KHKH}	1.00	_	1.06	_	1.13	_	1.28	_	1.4	_	ns	
DLL Lock Time	t _{KLock}	2048	_	2048	_	2048	_	2048	_	2048	_	cycle	6
K Static to DLL reset	t _{KReset}	30	_	30	_	30	_	30	_	30	_	ns	
Output Times					I			ı	I	ı	I		
K, K Clock High to Data Output Valid	t _{KHQV}	_	0.45	_	0.45	_	0.45	_	0.45	_	0.45	ns	
K, K Clock High to Data Output Hold	t _{KHQX}	-0.45	_	-0.45	_	-0.45	_	-0.45	_	-0.45	_	ns	
K, K Clock High to Echo Clock Valid	t _{KHCQV}	_	0.45	_	0.45	_	0.45	_	0.45	_	0.45	ns	
K, K Clock High to Echo Clock Hold	t _{KHCQX}	-0.45	_	-0.45	_	-0.45	_	-0.45	_	-0.45	_	ns	
CQ, CQ High Output Valid	t _{CQHQV}	_	0.2	_	0.2	_	0.2	_	0.2	_	0.2	ns	7
CQ, CQ High Output Hold	t _{CQHQX}	-0.2	_	-0.2	_	-0.2	_	-0.2	_	-0.2	_	ns	7
CQ, CQ High to QLVD	t _{QVLD}	-0.2		-0.2		-0.2		-0.2		-0.2			
CQ Phase Distortion	t _{CQH} CQH	0.8	_	0.86	_	0.88	_	1.03	_	1.15	_	ns	
K Clock High to Data Output High-Z	t _{KHQZ}	_	0.45	_	0.45	_	0.45	_	0.45	_	0.45	ns	5
K Clock High to Data Output Low-Z	t _{KHQX1}	-0.45	_	-0.45	_	-0.45	_	-0.45	_	-0.45	_	ns	5
Setup Times	.	u.	u .				ı	ı	I		I		
Address Input Setup Time	t _{AVKH}	0.4	_	0.4	_	0.4	_	0.4	_	0.4	_	ns	1
Control Input Setup Time $(\overline{R}, \overline{W})$	t _{IVKH}	0.4	_	0.4	_	0.4	_	0.4	_	0.4	_	ns	2
Control Input Setup Time (BWX) (NWX)	t _{IVKH}	0.28	_	0.28	_	0.28	_	0.28	_	0.28	_	ns	3
Data Input Setup Time	t _{DVKH}	0.28	_	0.28	_	0.28	_	0.28	_	0.28	_	ns	

Notes:

- 1. All Address inputs must meet the specified setup and hold times for all latching clock edges.
- 2. Control singles are \overline{R} , \overline{W} ,
- 3. Control singles are BW0, BW1 and (BW2, BW3 for x36).
- 4. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
- 5. To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ. The specs as shown do not imply bus contention because tCHQX1 is a MIN parameter that is worst case at totally different test conditions (0°C, 1.9 V) than tCHQZ, which is a MAX parameter (worst case at 70°C, 1.7 V). It is not possible for two SRAMs on the same board to be at such different voltages and temperatures
- 6. V_{DD} slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once V_{DD} and input clock are stable.
- 7. Echo clock is very tightly controlled to data valid/data hold. By design, there is a ±0.1 ns variation from echo clock to data. The datasheet parameters reflect tester guard bands and test setup variations.

Rev: 1.03a 11/2011 15/27 © 2008, GSI Technology






AC Electrical Characteristics (Continued)


Downworton	Symbol	-435		-400		-375		-333		-300		Units	Notes
Parameter	Syllibol	Min	Max	un	No								
Hold Times													
Address Input Hold Time	t _{KHAX}	0.4	_	0.4	_	0.4	_	0.4	_	0.4	_	ns	1
Control Input Hold Time (R, W)	t _{KHIX}	0.4	_	0.4	_	0.4	_	0.4	_	0.4	_	ns	2
Control Input Hold Time (BWX) (NWX)	t _{KHIX}	0.28	-	0.28	-	0.28	_	0.28	_	0.28	1	ns	3
Data Input Hold Time	t _{KHDX}	0.28	-	0.28	-	0.28	_	0.28	_	0.28	_	ns	

- 1. All Address inputs must meet the specified setup and hold times for all latching clock edges.
- Control singles are R, W,
- Control singles are BW0, BW1 and (BW2, BW3 for x36).
- 4. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
- 5. To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ. The specs as shown do not imply bus contention because tCHQX1 is a MIN parameter that is worst case at totally different test conditions (0°C, 1.9 V) than tCHQZ, which is a MAX parameter (worst case at 70°C, 1.7 V). It is not possible for two SRAMs on the same board to be at such different voltages and temperatures.
- 6. V_{DD} slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once V_{DD} and input clock are stable.
- 7. Echo clock is very tightly controlled to data valid/data hold. By design, there is a ±0.1 ns variation from echo clock to data. The datasheet parameters reflect tester guard bands and test setup variations.











JTAG Port Operation

Overview

The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with V_{DD} . The JTAG output drivers are powered by V_{DD} .

Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either V_{DD} or V_{SS} . TDO should be left unconnected.

JTAG Pin Descriptions

Pin	Pin Name	I/O	Description
TCK	Test Clock	ln	Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	ln	The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	In	The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.

JTAG Port Registers

Overview

The various JTAG registers, refered to as Test Access Port orTAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.

Bypass Register

The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.

Boundary Scan Register


The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan

Rev: 1.03a 11/2011 19/27 © 2008, GSI Technology



Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.

JTAG TAP Block Diagram



Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

ID Register Contents

									1	Not I	Used	Í												ED	EC	hne Ve Cod	nde					Presence Register
Bit#	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Χ	Х	Χ	Х	Х	Х	Χ	Χ	Х	Χ	Χ	Х	Χ	Χ	Χ	Χ	Х	Χ	Χ	Χ	0	0	0	1	1	0	1	1	0	0	1	1

Rev: 1.03a 11/2011 20/27 © 2008, GSI Technology




Tap Controller Instruction Set

Overview

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.

JTAG Tap Controller State Diagram




Instruction Descriptions

BYPASS

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is





loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

EXTEST

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins; therefore, the RAM's internal state is still determined by its input pins.

Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the sate of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

RFU

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.

JTAG TAP Instruction Set Summary

Instruction	Code	Description	Notes
EXTEST	T 000 Places the Boundary Scan Register between TDI and TDO.		1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z except CQ.	1
RFU	011	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1



JTAG TAP Instruction Set Summary

SAMPLE/ PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.	1
GSI	101	GSI private instruction.	1
RFU	110	Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.	1
BYPASS	111	Places Bypass Register between TDI and TDO.	1

Notes:

- 1. Instruction codes expressed in binary, MSB on left, LSB on right.
- 2. Default instruction automatically loaded at power-up and in test-logic-reset state.

JTAG Port Recommended Operating Conditions and DC Characteristics

Parameter	Symbol	Min.	Max.	Unit	Notes
Test Port Input Low Voltage	$V_{\rm ILJ}$	-0.3	0.3 * V _{DD}	V	1
Test Port Input High Voltage	V _{IHJ}	0.6 * V _{DD}	V _{DD} +0.3	V	1
TMS, TCK and TDI Input Leakage Current	I _{INHJ}	-300	1	uA	2
TMS, TCK and TDI Input Leakage Current	I _{INLJ}	– 1	100	uA	3
TDO Output Leakage Current	I _{OLJ}	– 1	1	uA	4
Test Port Output High Voltage	V _{OHJ}	V _{DD} – 200 mV	_	V	5, 6
Test Port Output Low Voltage	V _{OLJ}	_	0.4	V	5, 7
Test Port Output CMOS High	V _{OHJC}	V _{DD} – 100 mV	_	V	5, 8
Test Port Output CMOS Low	V _{OLJC}	_	100 mV	V	5, 9

Notes:

- 1. Input Under/overshoot voltage must be -1 V < Vi < V_{DDn} +1 V not to exceed 2.9 V maximum, with a pulse width not to exceed 20% tTKC.
- $2. \quad V_{ILJ} \leq V_{IN} \leq V_{DDn}$
- 3. $0 \text{ V} \leq V_{IN} \leq V_{ILJn}$
- 4. Output Disable, $V_{OUT} = 0$ to V_{DDn}
- 5. The TDO output driver is served by the $V_{\mbox{\scriptsize DD}}$ supply.
- 6. $I_{OHJ} = -2 \text{ mA}$
- 7. $I_{OLJ} = + 2 \text{ mA}$
- 8. $I_{OHJC} = -100 \text{ uA}$
- 9. $I_{OLJC} = +100 \text{ uA}$

Rev: 1.03a 11/2011 23/27 © 2008, GSI Technology




JTAG Port AC Test Conditions

Parameter	Conditions			
Input high level	V _{DD} – 0.2 V			
Input low level	0.2 V			
Input slew rate	1 V/ns			
Input reference level	V _{DD} /2			
Output reference level	V _{DD} /2			

* Distributed Test Jig Capacitance

Notes:

- 1. Include scope and jig capacitance.
- 2. Test conditions as shown unless otherwise noted.




JTAG Port AC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
TCK Cycle Time	tTKC	50	_	ns
TCK Low to TDO Valid	tTKQ	_	20	ns
TCK High Pulse Width	tTKH	20	_	ns
TCK Low Pulse Width	tTKL	20	_	ns
TDI & TMS Set Up Time	tTS	10	_	ns
TDI & TMS Hold Time	tTH	10	_	ns



Package Dimensions—165-Bump FPBGA (Package D)





Ordering Information-GSI SigmaQuad-II+ SRAM

Org	Part Number1	Туре	Package	Speed (MHz)	T _A ²
1M x 18	GS8182D19BD-435	SigmaQuad II+ SRAM	165-bump BGA	435	С
1M x 18	GS8182D19BD-400	SigmaQuad II+ SRAM	165-bump BGA	400	С
1M x 18	GS8182D19BD-375	SigmaQuad II+ SRAM	165-bump BGA	375	С
1M x 18	GS8182D19BD-333	Sigma Quad II+ SRAM	165-bump BGA	333	С
1M x 18	GS8182D19BD-300	Sigma Quad II+ SRAM	165-bump BGA	300	С
1M x 18	GS8182D19BD-435I	Sigma Quad II+ SRAM	165-bump BGA	435	I
1M x 18	GS8182D19BD-400I	Sigma Quad II+ SRAM	165-bump BGA	400	I
1M x 18	GS8182D19BD-375I	Sigma Quad II+ SRAM	165-bump BGA	375	I
1M x 18	GS8182D19BD-333I	Sigma Quad II+ SRAM	165-bump BGA	333	I
1M x 18	GS8182D19BD-300I	SigmaQuad II+ SRAM	165-bump BGA	300	I
1M x 18	GS8182D19BGD-435	SigmaQuad II+ SRAM	RoHS-compliant 165-bump BGA	435	С
1M x 18	GS8182D19BGD-400	SigmaQuad II+ SRAM	RoHS-compliant 165-bump BGA	400	С
1M x 18	GS8182D19BGD-375	SigmaQuad II+ SRAM	RoHS-compliant 165-bump BGA	375	С
1M x 18	GS8182D19BGD-333	SigmaQuad II+ SRAM	RoHS-compliant 165-bump BGA	333	С
1M x 18	GS8182D19BGD-300	SigmaQuad II+ SRAM	RoHS-compliant 165-bump BGA	300	С
1M x 18	GS8182D19BGD-435I	SigmaQuad II+ SRAM	RoHS-compliant 165-bump BGA	435	I
1M x 18	GS8182D19BGD-400I	SigmaQuad II+ SRAM	RoHS-compliant 165-bump BGA	400	I
1M x 18	GS8182D19BGD-375I	SigmaQuad II+ SRAM	RoHS-compliant 165-bump BGA	375	I
1M x 18	GS8182D19BGD-333I	SigmaQuad II+ SRAM	RoHS-compliant 165-bump BGA	333	I
1M x 18	GS8182D19BGD-300I	SigmaQuad II+ SRAM	RoHS-compliant 165-bump BGA	300	I
512K x 36	GS8182D37BD-435	SigmaQuad II+ SRAM	165-bump BGA	435	С
512K x 36	GS8182D37BD-400	SigmaQuad II+ SRAM	165-bump BGA	400	С
512K x 36	GS8182D37BD-375	SigmaQuad II+ SRAM	165-bump BGA	375	С
512K x 36	GS8182D37BD-333	SigmaQuad II+ SRAM	165-bump BGA	333	С
512K x 36	GS8182D37BD-300	SigmaQuad II+ SRAM	165-bump BGA	300	С
512K x 36	GS8182D37BD-435I	SigmaQuad II+ SRAM	165-bump BGA	435	I
512K x 36	GS8182D37BD-400I	SigmaQuad II+ SRAM	165-bump BGA	400	I
512K x 36	GS8182D37BD-375I	SigmaQuad II+ SRAM	165-bump BGA	375	I
512K x 36	GS8182D37BD-333I	SigmaQuad II+ SRAM	165-bump BGA	333	I
512K x 36	GS8182D37BD-300I	SigmaQuad II+ SRAM	165-bump BGA	300	I
512K x 36	GS8182D37BGD-435	SigmaQuad II+ SRAM	RoHS-compliant 165-bump BGA	435	С
512K x 36	GS8182D37BGD-400	SigmaQuad II+ SRAM	RoHS-compliant 165-bump BGA	400	С

- 1. For Tape and Reel add the character "T" to the end of the part number. Example: GS8182D37BD-300T.
- 2. C = Commercial Temperature Range. I = Industrial Temperature Range.



Ordering Information-GSI SigmaQuad-II+ SRAM

Org	Part Number1	Туре	Package	Speed (MHz)	T _A ²
512K x 36	GS8182D37BGD-375	SigmaQuad II+ SRAM	RoHS-compliant 165-bump BGA	375	С
512K x 36	GS8182D37BGD-333	SigmaQuad II+ SRAM	RoHS-compliant 165-bump BGA	333	С
512K x 36	GS8182D37BGD-300	SigmaQuad II+ SRAM	RoHS-compliant 165-bump BGA	300	С
512K x 36	GS8182D37BGD-435I	SigmaQuad II+ SRAM	RoHS-compliant 165-bump BGA	435	Ι
512K x 36	GS8182D37BGD-400I	SigmaQuad II+ SRAM	RoHS-compliant 165-bump BGA	400	- 1
512K x 36	GS8182D37BGD-375I	SigmaQuad II+ SRAM	RoHS-compliant 165-bump BGA	375	I
512K x 36	GS8182D37BGD-333I	SigmaQuad II+ SRAM	RoHS-compliant 165-bump BGA	333	I
512K x 36	GS8182D37BGD-300I	SigmaQuad II+ SRAM	RoHS-compliant 165-bump BGA	300	I

Notes:

- 1. For Tape and Reel add the character "T" to the end of the part number. Example: GS8182D37BD-300T.
- 2. C = Commercial Temperature Range. I = Industrial Temperature Range.

SigmaQuad-II+ SRAM Revision History

File Name	Format/Content	Description of changes
8182DxxBD_r1		Creation of datasheet (Rev1.00a: Removed extra pages)
8182DxxBD_r1_01	Content	Added 450 and 435 MHz speed bins
8182DxxBD_r1_02	Content	Removed Preliminary banner due to MP status
8182DxxBD_r1_03	Content	Removed 450 MHz speed bin due to lack of orders (Rev1.03a: Editorial updates)