

165-Bump BGA Commercial Temp Industrial Temp

# 72Mb SigmaDDR-II™ Burst of 2 ECCRAM™

400 MHz–200 MHz 1.8 V  $V_{DD}$  1.8 V and 1.5  $V_{DDQ}$ 

#### **Features**

- On-Chip ECC with virtually zero SER
- Simultaneous Read and Write SigmaDDR<sup>TM</sup> Interface
- Common I/O bus
- JEDEC-standard pinout and package
- Double Data Rate interface
- Byte Write Capability
- Burst of 2 Read and Write
- 1.8 V + 100/-100 mV core power supply
- 1.5 V or 1.8 V HSTL Interface
- Pipelined read operation with self-timed Late Write
- Fully coherent read and write pipelines
- ZQ pin for programmable output drive strength
- IEEE 1149.1 JTAG-compliant Boundary Scan
- Pin-compatible with 18Mb, 36Mb and 144Mb devices
- 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package
- RoHS-compliant 165-bump BGA package available

## SigmaDDR™ ECCRAM Overview

The GS8672T18/36BE SigmaDDR-II ECCRAMs are built in compliance with the SigmaDDR-II SRAM pinout standard for Common I/O synchronous SRAMs. They are 75,497,472-bit (72Mb) SRAMs. The GS8672T18/36BE SigmaDDR-II SRAMs are just one element in a family of low power voltage HSTL I/O SRAMs designed to operate at the speeds needed to implement economical high performance networking systems.

# **Clocking and Addressing Schemes**

The GS8672T18/36BE SigmaDDR-II SRAWs are synchronous devices. They employ two that register clock inputs, K and  $\overline{K}$ . K and  $\overline{K}$  are independent single-ended clock inputs, not differential inputs to a single-differential clock input buffer. The device also allows the their to manipulate the output register clock inputs quasandependently with the C and

 $\overline{C}$  clock inputs. C and  $\overline{C}$  are also independent single-ended clock inputs, not differential inputs. If the C clocks are tied high, the K clocks are routed integrably to fire the output registers instead.

Each internal read and write operation in a SigmaDDR-II B2 ECCRAM is two times witler than the device I/O bus. An input data bus de-multiplexer's used to accumulate incoming data before it is simultaneously written to the memory array. An output data multiplexer is used to capture the data produced from a single menory array read and then route it to the appropriate output drivers as needed.

When a new address is loaded into the part, A0 is used to initialize the pointers that control the data multiplexer / demultiplexer so the ECCRAM can perform "critical word first" operations. From an external address point of view, regardless of the starting point, the data transfers always follow the same sentence  $\{0,1\}$  or  $\{1,0\}$  (where the digits shown represent

## On-Chip Error Correction Code

GSI's ECCRAMs implement an ECC algorithm that detects and corrects all single-bit memory errors, including those induced by Soft Error Rate (SER) events such as cosmic rays, alpha particles etc. The resulting SER of these devices is anticipated to be <0.002 FITs/Mb — a 5-order-of-magnitude improvement over comparable SRAMs with no On-Chip ECC, which typically have an SER of 200 FITs/Mb or more. SER quoted above is based on reading taken at sea level.

However, the On-Chip Error Correction (ECC) will be disabled if a "Half Write" operation is initiated. See the **Byte Write Contol** section for further information.

# **Parameter Synopsis**

20	-400	-333	-300	-250	-200
tKHKH	2.5 ns	3.0 ns	3.3 ns	4.0 ns	5.0 ns
tKHQV	0.45 ns				



# 2M x 36 SigmaDDR-II SRAM—Top View

_	1	2	3	4	5	6	7	8	9	10	11
Α	CO	NF (144Mb)	SA	R/W	BW2	K	BW1	LD	SA	SA	CO
В	NC	DQ27	DQ18	SA	BW3	K	BW0	SA	NC	NC	DQ8
С	NC	NC	DQ28	$V_{SS}$	SA	SA0	SA	$V_{SS}$	S	DQ17	DQ7
D	NC	DQ29	DQ19	$V_{SS}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	NC	NC	DQ16
Ε	NC	NC	DQ20	$V_{DDQ}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	Se S	NC	DQ15	DQ6
F	NC	DQ30	DQ21	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	DQ5
G	NC	DQ31	DQ22	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NC	DQ14
Н	Doff	V <sub>REF</sub>	$V_{\mathrm{DDQ}}$	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	DD	V <sub>DDQ</sub>	V <sub>DDQ</sub>	V <sub>REF</sub>	ZQ
J	NC	NC	DQ32	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ13	DQ4
K	NC	NC	DQ23	$V_{DDQ}$	$V_{DD}$	2	$V_{DD}$	$V_{DDQ}$	NC	DQ12	DQ3
L	NC	DQ33	DQ24	$V_{DDQ}$	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ2
M	NC	NC	DQ34	V <sub>SS</sub>	NC	DQ11	DQ1				
N	NC	DQ35	DQ25	V <sub>SS</sub>	<b>⊗</b> A	SA	SA	V <sub>SS</sub>	NC	NC	DQ10
Р	NC	NC	DQ26	SA	SA	С	SA	SA	NC	DQ9	DQ0
R	TDO	TCK	SA	SA	SA	c	SA	SA	SA	TMS	TDI

5 Bump BGA—13 x 15 mm<sup>2</sup> Body—1 mm Bump Pitch

Notes:

1. BW0 controls writes to DQ0:DQ8; BW2 controls writes to DQ9:DQ17; BW2 controls writes to DQ18:DQ26; BW3 controls writes to DQ27:DQ35.

Rev: 1.02 1/2013 2/29 © 2011, GSI Technology



# 4M x 18 SigmaDDR-II SRAM—Top View

	1	2	3	4	5	6	7	8	9	10	11
Α	CO	SA	SA	R/W	BW1	K	NF	LD	SA	SA	CO
В	NC	DQ9	NF	SA	NF	K	BW0	SA	NC	NC	DQ8
С	NC	NC	NF	$V_{SS}$	SA	SA0	SA	V <sub>SS</sub>	NC	DQ7	NF
D	NC	NF	DQ10	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	NC	NC	NF
E	NC	NC	DQ11	$V_{DDQ}$	$V_{SS}$	V <sub>SS</sub>	V <sub>SS</sub>	νδρο	NC	NF	DQ6
F	NC	DQ12	NF	V <sub>DDQ</sub>	$V_{DD}$	V <sub>SS</sub>	V <sub>DD</sub>		NC	NC	DQ5
G	NC	NF	DQ13	$V_{\mathrm{DDQ}}$	$V_{DD}$	V <sub>SS</sub>	V.	V <sub>DDQ</sub>	NC	NC	NF
Н	Doff	$V_{REF}$	$V_{DDQ}$	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	₩ <sub>DD</sub>	$V_{DDQ}$	$V_{DDQ}$	$V_{REF}$	ZQ
J	NC	NC	NF	V <sub>DDQ</sub>	$V_{DD}$	V <sub>SS</sub> /	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	DQ4	NF
K	NC	NC	DQ14	V <sub>DDQ</sub>	$V_{DD}$	0.50	V <sub>DD</sub>	V <sub>DDQ</sub>	NC	NF	DQ3
L	NC	DQ15	NF	V <sub>DDQ</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	NC	DQ2
М	NC	NC	NF	V <sub>SS</sub>	V <sub>3</sub> 3	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	NC	DQ1	NF
N	NC	NF	DQ16	V <sub>SS</sub>	SA	SA	SA	$V_{SS}$	NC	NC	NF
Р	NC	NC	DQ17	SAO	SA	С	SA	SA	NC	NF	DQ0
R	TDO	TCK	SA	SA .	SA	C	SA	SA	SA	TMS	TDI

15 Bump BGA—13 x 15 mm<sup>2</sup> Body—1 mm Bump Pitch

#### Notes:

1. BW0 controls writes to DQ0:DQ8; First controls writes to DQ9:DQ17.



# **Pin Description Table**

Symbol	Description	Туре	Comments
SA	Synchronous Address Inputs	Input	_
R/W	Synchronous Read/Write	Input	
BW0-BW3	Synchronous Byte Writes	Input	Active Low
<u>LD</u>	Synchronous Load Pin	Input	Active Low
K	Input Clock	Input	Active High
K	Input Clock	Input 🔷	Active Low
С	Output Clock	Input	Active High
C	Output Clock	Input	Active Low
TMS	Test Mode Select	In	_
TDI	Test Data Input	n-put	_
TCK	Test Clock Input	Input	_
TDO	Test Data Output	Output	_
V <sub>REF</sub>	HSTL Input Reference Voltage	Input	_
ZQ	Output Impedance Matching Input	Input	_
DQ	Data I/O	Input/Output	Three State
Doff	Disable DLL when low	Input	Active Low
CQ	Output Echo Clock	Output	_
CQ	Output Echo Clock	Output	_
V <sub>DD</sub>	Power Supply A	Supply	1.8 V Nominal
V <sub>DDQ</sub>	Isolated Output Buffer upply	Supply	1.8 V or 1.5 V Nominal
V <sub>SS</sub>	Power Supply Ground	Supply	_
NC	Noconlect	_	_
NF	No Function	_	_

# Notes:

- NC = Not Connected to die or any other pit.
   NF = No Function. There is an electrical connection to this input pin, but the signal has no function in the device. It can be left unconnected, or tied to V<sub>SS</sub> or V<sub>DDQ</sub>.
   C, C, K, or K cannot be set to V<sub>REF</sub> voltage.



## Background

Common I/O SRAMs, from a system architecture point of view, are attractive in read dominated or block transfer applications. Therefore, the SigmaDDR-II ECCRAM interface and truth table are optimized for burst reads and writes. Common I/O SRAMs are unpopular in applications where alternating reads and writes are needed because bus turnaround delays can cut high speed Common I/O SRAM data bandwidth in half.

## **Burst Operations**

Read and write operations are "burst" operations. In every case where a read or write command is accepted by the ECCRAM, it will respond by issuing or accepting two beats of data, executing a data transfer on subsequent rising edges of K and  $\overline{K}$ , as illustrated in the timing diagrams. This means that it is possible to load new addresses every K vock cycle. Addresses can be loaded less often, if intervening deselect cycles are inserted.

# **Deselect Cycles**

Chip Deselect commands are pipelined to the same degree as read commands. This means that if a deselect command is applied to the ECCRAM on the next cycle after a read command captured by the ECCRAM, the device will complete the two beat read data transfer and then execute the deselect command, returning the output drivers to high Z. A high on the  $\overline{\text{LD}}$  pin prevents the RAM from loading read or write command inputs and puts the RAM into deselect mode as soon as it completes all outstanding burst transfer operations.

# SigmaDDR-II ECCRAM Read Cycles

The SRAM executes pipelined reads. The status of the Address,  $\overline{LD}$  and  $R/\overline{W}$  pins are evaluated on the rising edge of K. The read command ( $\overline{LD}$  low and  $R/\overline{W}$  high) is clocked into the SRAM by a rising edge of K. After the next rising edge of K, the SRAM produces data out in response to the next rising edge of  $\overline{C}$  (or the next rising edge of  $\overline{K}$ , if C and  $\overline{C}$  are tied high). The second beat of data is transferred on the next rising edge of C, for a total of two transfers per address load.

# SigmaDDR-II ECCRAM Write Cycles

The status of the Address,  $\overline{LD}$  and  $R/\overline{W}$  pins are evaluated on the rising edge of K. The ECCRAM executes "late write" data transfers. Data in is due at the device inputs on the rising edge of K following the rising edge of K clock used to clock in the write command ( $\overline{LD}$  and  $R/\overline{W}$  low) and the write address. To complete the remaining beat of the burst of two write transfer, the ECCRAM captures data in on the next rising edge  $\overline{W}$ , for a total of two transfers per address load.

<del>o</del>d Recognited



# Power-Up Sequence for SigmaDDR-II ECCRAMs

SigmaDDR-II ECCRAMs must be powered-up in a specific sequence in order to avoid undefined operations.

- 1. After power supplies power-up and clocks  $(K, \overline{K})$  are stablized, 163,840 cycles are required to set Output Driver Impedance.
- 2. Thereafter, an additional 65,536 clock cycles are required to lock the DLL after it has been enabled
- 3. Begin Read and Write operations.

For more information, read AN1021 SigmaQuad and SigmaDDR Power-Up.

# **On-Chip Error Correction**

SigmaDDR-II ECCRAMs implement a single-bit error detection and correction algorithm specifically, a Hamming Code) on each DDR data word (comprising two 9-bit data bytes) transmitted on each 9-bit data bus (15, transmitted on D/Q[8:0], D/Q[17:9], D/Q[26:18], or D/Q[35:27]). To accomplish this, 5 ECC parity bits (invisible to the user) are utilized per every 18 data bits (visible to the user).

The ECC algorithm neither corrects nor detects multi-bit errors. However, GSECCRAMs are architected in such a way that a single SER event very rarely causes a multi-bit error across any given "transmitted data unit", where a "transmitted data unit" represents the data transmitted as the result of a single read or write operation to a particular address. The extreme rarity of multi-bit errors results in the SER mentioned previously (i.e., <0.002 FITs/Mb/measured at sea level.)

Not only does the on-chip ECC significantly improve SER performance, but it also frees up the entire memory array for data storage. Very often SRAM applications allocate 1/9th of the memory array (i.e., one "error bit" per eight "data bits", in any 9-bit "data byte") for error detection (either simple parity error detection, or system-level ECC error detection and correction). Such error-bit allocation is unnecessary with ECCRAMs the entire memory array can be utilized for data storage, effectively providing 12.5% greater storage capacity compared to SRAMs of the same density not equipped with on-chip ECC.

## **Output Register Control**

SigmaDDR-II ECCRAMs offer two mechanisms for controlling the output data registers. Typically, control is handled by the Output Register Clock inputs, C and  $\overline{C}$ . The Output Register Clock inputs can be used to make small phase adjustments in the firing of the output registers by allowing the user to delay driving data out as much as a few nanoseconds beyond the next rising edges of the K and  $\overline{K}$  clocks. If the C and  $\overline{C}$  clock inputs are tied high, the RAM reverts to K and  $\overline{K}$  control of the outputs, allowing the RAM to function as a conventional pipelined read CCRAM.

<del>Sar Se</del>



# **Special Functions**

## **Byte Write Control**

Byte Write Enable pins are sampled at the same time that Data In is sampled. A High on the Byte Write Enable pin associated with a particular byte (e.g.,  $\overline{BW0}$  controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven High or Low during the data in sample times in a write sequence.

Each write enable command and write address loaded into the RAM provides the base address for a creat data transfer. The x18 version of the RAM, for example, may write 36 bits in association with each address loaded. Any 95t byte may be masked in any write sequence.

**Note:** If "Half Write" operations (i.e., write operations in which a  $\overline{BW}$ n pin is asserted for one half of a DDR write data transfer on the associated 9-bit data bus, causing only 9 bits of the 18-bit DDR data word to be written) are initiated, the on-chip ECC will be disabled for as long as the SRAM remains powered up thereafter. This must be done because ECC is implemented across entire 18-bit data words, rather than across individual 9-bit data bytes.

# **Byte Write Truth Table**

The truth table below applies to write operations to Address "m", where Address "m" is the 18-bit memory location comprising the 2 beats of DDR write data associated with each  $\overline{BW}n$  pin in a given clock cycle.

BV	N <sub>n</sub>	Input D	ata Byte <i>n</i>	S	
↑ K (Beat 1)	↑ <u>K</u> (Beat 2)	↑K (Beat 1)	↑ <del>K</del> (Beat 2)	Operation	Result
0	0	D0	D1	Full Write	D0 and D1 written to Address m
0	1	D0	x A	Half Write	Only D0 written to Address m
1	0	Х		Half Write	Only D1 written to Address m
1	1	Х	<b>₹</b> X	Abort	Address m unchanged

#### Notes:

- BW0 is associated with Input Data Byte D[8:0]
- 2. BW1 is associated with Input Data Byte D[179]
- 3. BW2 is associated with Input Data Byte Di2x18] (in x36 only).
- 4. BW3 is associated with Input Data Byte \$\infty\$5:27] (in x36 only).
- 5. ECC is disabled if a "Half Write" operation is initiated.

Rev: 1.02 1/2013 7/29 © 2011, GSI Technology



## FLXDrive-II Output Driver Impedance Control

HSTL I/O SigmaDDR-II ECCRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to  $V_{SS}$  via an external resistor, RQ, to allow the ECCRAM to monitor and adjust its output driver impedance. The value of RQ must be 5X the value of the desired RAM output impedance. The allowable range of RQ to guarantee impedance matching continuously is between 175 $\Omega$  and 275 $\Omega$ . Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts in supply voltage and temperature. The ECCRAM's output impedance circuitry compensates for drifts in supply voltage and temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is implemented with discrete binary weighted impedance steps.

# Common I/O SigmaDDR-II ECCRAM Truth Table

K <sub>n</sub>	LD	D/W	R/W		Operation
'`n	LD	r(/ VV			Operation
1	1	X	Hi-Z	Hi-Z	Deselect
1	0	0	D@K <sub>n+1</sub>	P D@K <sub>n+1</sub>	Write
1	0	1	Q@K <sub>n+1</sub>	Q@K <sub>n+2</sub> or C <sub>n+2</sub>	Read

#### Note:

Q is controlled by K clocks if C clocks are not used.

# Byte Write Clock Truth Table

BW	BW	Current Operation	D	D
K ↑ (t <sub>n + 1</sub> )	<del>K</del> ↑ (t <sub>n + 1½</sub> )	K↑ (t <sub>n</sub> )	K ↑ (t <sub>n + 1</sub> )	<del>K</del> ↑ (t <sub>n + 1½</sub> )
Т	Т	Dx stored if $\overline{BWn} = 0$ in both data transfers	D1	D2
Т	F	Write Dx stored if BWn = 0 in 1st data transfer only	D1	Х
F	~10×	$\frac{\text{Write}}{\text{Dx stored if }\overline{\text{BWn}} = 0 \text{ in 2nd data transfer only}$	Х	D2
F	F	Write Abort No Dx stored in either data transfer	X	X

#### Notes:

- 1. "1" = input "high"; "0" = input "low"; "X" = input "don't care"; "T" = input "true"; "F" = input "false".
- 2. If one or more  $\overline{BWn} = 0$ , then  $\overline{BW} = T$ , else  $\overline{BW} = F$ .

Rev: 1.02 1/2013 8/29 © 2011, GSI Technology



# x36 Byte Write Enable (BWn) Truth Table

BW0	BW1	BW2	BW3	D0-D8	D9-D17	D18-D26	D27-D35
1	1	1	1	Don't Care	Don't Care	Don't Care	Don't Care
0	1	1	1	Data In	Don't Care	Don't Care	Don't Care
1	0	1	1	Don't Care	Data In	Don't Care	Don't Care
0	0	1	1	Data In	Data In	Don't Care	Don't Care
1	1	0	1	Don't Care	Don't Care	Daty In	Don't Care
0	1	0	1	Data In	Don't Care	Data In	Don't Care
1	0	0	1	Don't Care	Data In	Data In	Don't Care
0	0	0	1	Data In	Data In	Data In	Don't Care
1	1	1	0	Don't Care	Don't Care	Don't Care	Data In
0	1	1	0	Data In	Don't Care	Don't Care	Data In
1	0	1	0	Don't Care	Data k	Don't Care	Data In
0	0	1	0	Data In	Data/in	Don't Care	Data In
1	1	0	0	Don't Care	Dor't Care	Data In	Data In
0	1	0	0	Data In	n't Care	Data In	Data In
1	0	0	0	Don't Care	Data In	Data In	Data In
0	0	0	0	Data In	Data In	Data In	Data In

# x18 Byte Write Enable (BWn) Truth Table

BW0	BW1	D0-D8	D9-D17
1	1	Don't Care	Don't Care
0	1	Data In	Don't Care
1	0	Don't Care	Data In
0	0	Data In	Data In



# **Absolute Maximum Ratings**

(All voltages reference to V<sub>SS</sub>)

Symbol	Description	Value	Unit
V <sub>DD</sub>	Voltage on V <sub>DD</sub> Pins	-0.5 to 2.4	V
V <sub>DDQ</sub>	Voltage in V <sub>DDQ</sub> Pins	-0.5 to V <sub>DD</sub>	V
V <sub>REF</sub>	Voltage in V <sub>REF</sub> Pins	–0.5 to V <sub>DDQ</sub>	V
V <sub>I/O</sub>	Voltage on I/O Pins	-0.5 to V <sub>DDQ</sub> +0.5 (≤ 2.4 v max.)	V
V <sub>IN</sub>	Voltage on Other Input Pins	-0.5 to V <sub>DDQ</sub> +0.5 (≤ 3.4 V max.)	V
I <sub>IN</sub>	Input Current on Any Pin	+/2100	mA dc
I <sub>OUT</sub>	Output Current on Any I/O Pin	100	mA dc
TJ	Maximum Junction Temperature	125	°C
T <sub>STG</sub>	Storage Temperature	-55 to 125	oC

## Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions, for an extended period of time, may affect reliability of this component.

# **Recommended Operating Conditions**

# **Power Supplies**

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	NS	1.7	1.8	1.9	V
I/O Supply Voltage	ANDO	1.4	_	$V_{DD}$	V
Reference Voltage	V <sub>REF</sub>	V <sub>DDQ</sub> /2 – 0.05	1	$V_{DDQ}/2 + 0.05$	V

#### Note:

The power supplies need to be powered up simultaneously or in the following sequence:  $V_{DD}$ ,  $V_{DDQ}$ ,  $V_{REF}$ , followed by signal inputs. The power down sequence must be the reverse.  $V_{DDQ}$  must not exceed  $V_{DD}$ . For more information, read **AN1021 SigmaQuad and SigmaDDR Power-Up**.

# **Operating Temperature**

Parameter	Symbol	Min.	Тур.	Max.	Unit
Junction Temperature (Commercial Range Versions)	Тл	0	25	85	°C
Junction Temperatore (Industrial Range Versions)*	TJ	-40	25	100	°C

## Note:

<sup>\*</sup> The part numbers of industrial Temperature Range versions end with the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.



## Thermal Impedance

Package	Test PCB Substrate	θ JA (C°/W) Airflow = 0 m/s	θ JA (C°/W) Airflow = 1 m/s	θ JA (C°/W) Airflow = 2 m/s	θ JB (C°/W)	θ JC (C <sub>o</sub> /M)
165 BGA	4-layer	15.25	12.38	11.41	4.79	1.31

#### Notes:

- Thermal Impedance data is based on a number of of samples from mulitple lots and should be viewed as Opical number.
- 2. Please refer to JEDEC standard JESD51-6.
- 3. The characteristics of the test fixture PCB influence reported thermal characteristics of the device. Re advised that a good thermal path to the PCB can result in cooling or heating of the RAM depending on PCB temperature.

# HSTL I/O DC Input Characteristics

Parameter	Symbol	Min	Max	Units	Notes
DC Input Logic High	V <sub>IH</sub> (dc)	V <sub>REF</sub> + 0.1	V <sub>DDQ</sub> + 0.3 V	V	1
DC Input Logic Low	V <sub>IL</sub> (dc)	-0.34	V <sub>REF</sub> – 0.1	V	1

#### Notes:

- 1. Compatible with both 1.8 V and 1.5 V I/O drivers.
- 2. These are DC test criteria. DC design criteria is V<sub>REF</sub> ± 50 mV. The ACO<sub>IL</sub> levels are defined separately for measuring timing parameters.
- 3.  $V_{IL}$  (Min) DC = -0.3 V,  $V_{IL}$  (Min) AC = -1.5 V (pulse width  $\leq$  3 ns).
- 4.  $V_{IH}$  (Max) DC =  $V_{DDQ}$  + 0.3 V,  $V_{IH}$  (Max) AC =  $V_{DDQ}$  + 0.85 V (wise width  $\leq$  3 ns).

# HSTL I/O AC Input Characteristics

Parameter		Symbol	Min	Max	Units	Notes
AC Input Logic High	60	V <sub>IH</sub> (ac)	V <sub>REF</sub> + 0.2	_	V	2,3
AC Input Logic Low	7	V <sub>IL</sub> (ac)	-	V <sub>REF</sub> – 0.2	V	2,3
V <sub>REF</sub> Peak-to-Peak AC Voltage		V <sub>REF</sub> (ac)	_	5% V <sub>REF</sub> (DC)	V	1

#### Notas

- The peak-to-peak AC component superposed on V<sub>REF</sub> may not exceed 5% of the DC component of V<sub>REF</sub>.
- 2. To guarantee AC characteristics, V. Trise, and Tfall of inputs and clocks must be within 10% of each other.
- 3. For devices supplied with HSTL input buffers. Compatible with both 1.8 V and 1.5 V I/O drivers.

# Capacitance

 $(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 1.8 \text{ V})$ 

Parameter	Symbol	Test conditions	Тур.	Max.	Unit
Input Capacitance	C <sub>IN</sub>	V <sub>IN</sub> = 0 V	4	5	pF
Output Capacitance	C <sub>OUT</sub>	V <sub>OUT</sub> = 0 V	4.5	5.5	pF

## Note:

This parameter is sample tested.




# **AC Test Conditions**

Parameter	Conditions
Input high level	1.25 V
Input low level	0 .25 V
Max. input slew rate	2 V/ns
Input reference level	
Output reference level	<b>√</b> S <sub>0</sub> /2

#### Note:

Test conditions as specified with output loading as shown unless otherwise noted.

# **AC Test Load Diagram**



RQ= $250 \Omega$  (HSTL I/O)

# Input and Output Leakage Characteristics

Parameter	Symbol	Test Conditions	Min.	Max
Input Leakage Current (except mode pins)	I <sub>IL</sub>	V <sub>IN</sub> = 0 to V <sub>DD</sub>	−2 uA	2 uA
Doff	I <sub>IL</sub> DOFT	$V_{IN} = 0$ to $V_{DD}$	–100 uA	2 uA
Output Leakage Current		Output Disable, $V_{OUT} = 0$ to $V_{DDQ}$	–2 uA	2 uA

\*Assuming stable conditions, the RAM can achieve optimum impedance within 1024 cycles.



# Programmable Impedance HSTL Output Driver DC Electrical Characteristics

Parameter	Symbol	Min.	Max.	Units	Notes
Output High Voltage	V <sub>OH1</sub>	V <sub>DDQ</sub> /2 - 0.12	V <sub>DDQ</sub> /2 + 0.12	V	1
Output Low Voltage	V <sub>OL1</sub>	V <sub>DDQ</sub> /2 - 0.12	V <sub>DDQ</sub> /2 + 0.1	V	2
Output High Voltage	V <sub>OH2</sub>	V <sub>DDQ</sub> - 0.2	V <sub>D</sub>	V	3, 4
Output Low Voltage	V <sub>OL2</sub>	Vss	0.2	V	3, 5
Output Driver Impedance	R <sub>OUT</sub>	(RQ/5) * 0.88	(RQ/5) * 1.12	Ω	6, 7

## Notes:

- 1.  $I_{OH} = (V_{DDQ}/2) \ / \ (RQ/5) \ +/- \ 15\% \ @ \ V_{OH} = V_{DDQ}/2 \ (for: 175\Omega \le RQ \le 275\Omega).$
- 2.  $I_{OL} = (V_{DDO}/2) / (RQ/5) + /-15\% @ V_{OL} = V_{DDO}/2$  (for:  $175\Omega \le RQ \le 275\Omega$ ).
- 3.  $0\Omega \le RQ \le \infty\Omega$
- 4.  $I_{OH} = -1.0 \text{ mA}$
- 5.  $I_{OL} = 1.0 \text{ mA}$
- 6. Parameter applies when  $175\Omega \le RQ \le 275\Omega$
- 7. Tested at  $V_{OUT} = V_{DDQ} * 0.2$  and  $V_{DDQ} * 0.8$

-ot Reconstruction



U	,
-	2
2	=
а	١
~	_
	=
=	₹
_	,
•	١
_	•
_	
_	2
_	=
.=	=
+	•
σ	3
	_
7	7
9	•
_	2
7	`
Ō	)
Ō	)

	Notes	1, 2	1, 2	
00	-40 to 85°C	920 mA	720 mA	
-7	0 to 70°C	900 mA	700 mA	
20	40 to 85°C	1060 mA	820 mA	
-2	0 to 70°C	1040 mA	800 mA	
0	-40 to 85°C	1200 mA	910 mA	
-30	0 to 70°C	1180 mA	890 mA	4
က	-40 to 85°C	1280 mA	970 mA	. 55
-33	0 to 70°C	1260 mA	950 mA	Destre
00	-40 to 85°C	1450 mA	1090 mA	cycles.
-40	0 to 70°C	1430 mA	1070 mA	The Syches.
	Test Conditions	$V_{DD} = Max$ , $I_{OUT} = 0$ mA Cycle Time $\geq t_{KHKH}$ Min	V <sub>do</sub> = Max, l <sub>OUT</sub> = 0 mA Cycle Tare ≥ tкнкн Min	d with 50% read cycles
	Symbol	90	aa <sub>l</sub>	оит = 0 mA it is calculat
	Parameter	Operating Current (x36): DDR	Operating Current (x18): DDR	Notes:  1. Minimum cycle, I <sub>OUT</sub> = 0 mA 2. Operating current is calculate
		Symbol         Test Conditions         0         -40         0         -40         0         -40         0         -40         0         -40         0         -40         0         -40 <th>Symbol         Test Conditions         0         -40         0         -40         0         -40         0         -40         0         -40         0         -40         0         -40         0         -40         10<th>Symbol         Test Conditions         0         -40         0         -40         0         -40         0         -40         0         -40         0         -40         0         -40         0         -40         0         -40         10         10         10         10         -40         10         -40         10         -40</th></th>	Symbol         Test Conditions         0         -40         0         -40         0         -40         0         -40         0         -40         0         -40         0         -40         0         -40         10 <th>Symbol         Test Conditions         0         -40         0         -40         0         -40         0         -40         0         -40         0         -40         0         -40         0         -40         0         -40         10         10         10         10         -40         10         -40         10         -40</th>	Symbol         Test Conditions         0         -40         0         -40         0         -40         0         -40         0         -40         0         -40         0         -40         0         -40         0         -40         10         10         10         10         -40         10         -40         10         -40



# **AC Electrical Characteristics**

Doromotor	Cumbal	-4	00	-3	33	-3	00	-25	50	-20	00	Units	tes
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	n	Notes
Clock	1	I	I	1		I		1	I	I			
K, $\overline{\underline{K}}$ Clock Cycle Time C, $\overline{\underline{C}}$ Clock Cycle Time	t <sub>KHKH</sub> t <sub>CHCH</sub>	2.5	8.4	3.0	8.4	3.3	8.4	4.0	8.4	5.0	8.4	ns	
tKC Variable	t <sub>KCVar</sub>	_	0.2	_	0.2	_	0.2	_	(CZ)	_	0.2	ns	6
K, K Clock High Pulse Width C, C Clock High Pulse Width	t <sub>KHKL</sub> t <sub>CHCL</sub>	1.0	_	1.2	_	1.32	_	1.6	<b>\$</b>	2.0	_	ns	
K, K Clock Low Pulse Width C, C Clock Low Pulse Width	t <sub>KLKH</sub> t <sub>CLCH</sub>	1.0	_	1.2	_	1.32	_	20	_	2.0	_	ns	
K to K High C to C High	t <sub>KHKH</sub> t <sub>CHCH</sub>	1.0	_	1.35	_	1.49	ŢŞ.	1.8	_	2.2	_	ns	
K to K High C to C High	t <sub>KHKH</sub> t <u>C</u> HCH	1.0	_	1.35	_	1.49	30	1.8	_	2.2	_	ns	
K, K Clock High to C, C Clock High	t <sub>KHCH</sub>	0	1.1	0	1.1	065	1.1	0	1.1	0	1.1	ns	
DLL Lock Time	t <sub>KCLock</sub>	65,536	_	65,536	ı	36	ı	65,536	_	65,536		cycle	7
K Static to DLL reset	t <sub>KCReset</sub>	30	_	30	-	30	-	30	_	30	_	ns	
Output Times	•		•						•	•			
K, $\overline{\underline{K}}$ Clock High to Data Output Valid C, $\overline{\underline{C}}$ Clock High to Data Output Valid	t <sub>KHQV</sub> t <sub>CHQV</sub>	_	0.45	_	9.45	_	0.45	_	0.45	_	0.45	ns	4
K, $\overline{\underline{K}}$ Clock High to Data Output Hold C, $\overline{\underline{C}}$ Clock High to Data Output Hold	t <sub>KHQX</sub> t <sub>CHQX</sub>	-0.45	_	-0.45	_	-0.45	-	-0.45	_	-0.45	_	ns	4
K, K Clock High to Echo Clock Valid C, C Clock High to Echo Clock Valid	t <sub>KHCQV</sub> t <sub>CHCQV</sub>	_	0.45	<b>2</b> _	0.45	_	0.45	_	0.45	_	0.45	ns	
K, $\overline{\underline{K}}$ Clock High to Echo Clock Hold C, $\overline{\underline{C}}$ Clock High to Echo Clock Hold	t <sub>KHCQX</sub> t <sub>CHCQX</sub>	-0.45	o i	-0.45	_	-0.45	_	-0.45	_	-0.45	_	ns	
CQ, CQ High Output Valid	t <sub>CQHQV</sub>	-	0.25	_	0.25	_	0.27	_	0.30	_	0.35	ns	8
CQ, CQ High Output Hold	t <sub>CQHQX</sub>	0.2	_	-0.25	ı	-0.27	ı	-0.30	_	-0.35	ı	ns	8
CQ Phase Distortion	t <sub>СОНСОН</sub>	0.9	_	1.10	I	1.24	l	1.55	_	1.95	l	ns	
K Clock High to Data Output High-Z C Clock High to Data Output High-Z	t <sub>khoz</sub> t <sub>or</sub> sz	_	0.45	_	0.45	_	0.45	_	0.45	_	0.45	ns	4
K Clock High to Data Output Low-Z C Clock High to Data Output Low-Z	t <sub>CHQX1</sub>	-0.45	_	-0.45	_	-0.45	_	-0.45	_	-0.45	_	ns	4
Setup Times													
Address Input Setup Time	t <sub>AVKH</sub>	0.4	_	0.4	_	0.4	_	0.5	_	0.6	_	ns	1
Control Input Setup Time (RW LD)	t <sub>IVKH</sub>	0.4	_	0.4		0.4		0.5	_	0.6	-	ns	2
Control Input Setup Time (BWX)	t <sub>IVKH</sub>	0.28	_	0.28	_	0.3	_	0.35	_	0.4	_	ns	3
Data Input Setup Time	t <sub>DVKH</sub>	0.28	_	0.28	_	0.3	_	0.35	_	0.4	_	ns	




## **AC Electrical Characteristics**

Darameter Sumb	Cumbal	-400		-333		-300		-250		-200		Units	Notes
Parameter	Symbol	Min	Max	nn	No								
Hold Times													
Address Input Hold Time	t <sub>KHAX</sub>	0.4	_	0.4	_	0.4	_	0.5	_	0.6	_	ns	1
Control Input Hold Time (R/W, LD)	t <sub>KHIX</sub>	0.4	_	0.4	_	0.4	_	0.5	-	9.6	_	ns	2
Control Input Setup Time (BWX)	t <sub>IVKH</sub>	0.28		0.28		0.3		0.35		0.4	1	ns	3
Data Input Hold Time	t <sub>KHDX</sub>	0.28	_	0.28	_	0.3	_	0.35	,O	0.4	_	ns	


## Notes:

- 1. All Address inputs must meet the specified setup and hold times for all latching clock edges.
- Control signals are LD, R/W.
- 3. Control signals are BWO, BW1, and (BW2, BW3 for x36).
- 4. If C,  $\overline{C}$  are tied high, K,  $\overline{K}$  become the references for C,  $\overline{C}$  timing parameters
- Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
- 6. V<sub>DD</sub> slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once V<sub>DD</sub> and tiput clock are stable.





















## **JTAG Port Operation**

#### Overview

The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with  $V_{DD}$ . The JTAG output drivers are powered by  $V_{DD}$ .

## Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will emain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either  $V_{DD}$  or  $V_{SS}$ . TDO should be left unconnected.

# **JTAG Pin Descriptions**

Pin	Pin Name	I/O	Description
TCK	Test Clock	ln	Clocks all TAP events. All inputs are captured on the rising type of TCK and all outputs propagate from the falling edge of TCK.
TMS	Test Mode Select	ln	The TMS input is sampled on the rising edge of TCK This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level.
TDI	Test Data In	In	The TDI input is sampled on the rising edge of SK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An increase TDI pin will produce the same result as a logic one input level.
TDO	Test Data Out	Out	Output that is active depending of the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO.

#### Note:

This device does not have a TRST (TAP Reset) pin. TRST is cotional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.

## **JTAG Port Registers**

## Overview

The various JTAG registers, referred to as Test Access Port or TAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

## Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Testa ogic-Reset state.

## **Bypass Register**

The Bypass Register is single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG for to another device in the scan chain with as little delay as possible.


#### **Boundary Scan Register**

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan



Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.

# JTAG TAP Block Diagram



## Identification (ID) Register

The ID Register is a 32-bit register that is louled with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE compand loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

## **ID Register Contents**

	Not Used							GSI Technology JEDEC Vendor ID Code						Presence Register																		
Bit #	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	Χ	0	0	0	1	1	0	1	1	0	0	1	1




## **Tap Controller Instruction Set**

## Overview

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out and NDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.



## Instruction Description

## **BYPASS**

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.



#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not to plaused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

#### **EXTEST**

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins therefore, the RAM's internal state is still determined by its input pins.

Typically, the Boundary Scan Register is loaded with the desired pattern of dat with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's ontents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR sate.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the sate of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

## **IDCODE**

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is backed in the Test-Logic-Reset state.

## SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.



# **JTAG TAP Instruction Set Summary**

Instruction	Code	Description	Notes
EXTEST	000	Places the Boundary Scan Register between TDI and TDO.	1
IDCODE	001	Preloads ID Register and places it between TDI and TDO.	1, 2
SAMPLE-Z	010	Captures I/O ring contents. Places the Boundary Scan Register between TDL TDO. Forces all RAM output drivers to High-Z except CQ.	1
GSI	011	GSI private instruction.	1
SAMPLE/PRELOAD	100	Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO.	1
GSI	101	GSI private instruction.	1
GSI	110	GSI private instruction.	1
BYPASS	111	Places Bypass Register between Till and TDO.	1

#### Notes:

- Instruction codes expressed in binary, MSB on left, LSB on right.
- Default instruction automatically loaded at power-up and in test-logic-reset state

# JTAG Port Recommended Operating Conditions and DC Characteristics

Parameter	Symbol	Min.	Max.	Unit	Notes
Test Port Input Low Voltage	V <sub>ILJ</sub>	-0.3	0.3 * V <sub>DD</sub>	V	1
Test Port Input High Voltage	V <sub>IHJ</sub>	0.7 * V <sub>DD</sub>	V <sub>DD</sub> +0.3	V	1
TMS, TCK and TDI Input Leakage Current	I <sub>INHJ</sub>	-300	1	uA	2
TMS, TCK and TDI Input Leakage Curregt	I <sub>INLJ</sub>	<b>–</b> 1	100	uA	3
TDO Output Leakage Current	l <sub>OLJ</sub>	<b>–</b> 1	1	uA	4
Test Port Output High Volta	V <sub>OHJ</sub>	V <sub>DD</sub> -0.2		V	5, 6
Test Port Output Low Votes	V <sub>OLJ</sub>		0.2	V	5, 7
Test Port Output CNCS High	V <sub>OHJC</sub>	V <sub>DD</sub> -0 .1	_	V	5, 8
Test Port Output MOS Low	V <sub>OLJC</sub>	_	0.1	V	5, 9

## Notes:

- Input Under/overshoot yalties must be -1 V < Vi < V<sub>DDn</sub> +1 V not to exceed 2.4 V maximum, with a pulse width not to exceed 20% tTKC.
- $V_{ILJ} \le V_{IN} \le V_{DDn}$
- 3. 0 V ≤ V<sub>IN</sub> ≤ V<sub>ILIn</sub>
  4. Output Disable, Output Disable,
- The TDO output driver is served by the V<sub>DD</sub> supply.
- 6.  $I_{OHJ} = -2 \text{ mA}$
- 7.  $I_{OLJ} = +2 \text{ mA}$
- 8.  $I_{OHJC} = -100 \text{ uA}$
- $I_{OLJC} = +100 \text{ uA}$

Rev: 1.02 1/2013 25/29 © 2011, GSI Technology




# **JTAG Port AC Test Conditions**

Parameter	Conditions
Input high level	V <sub>DD</sub> – 0.2 V
Input low level	0.2 V
Input slew rate	1 V/ns
Input reference level	V <sub>DD</sub> /2
Output reference level	V <sub>DD</sub> /2

# Notes:

- 1. Include scope and jig capacitance.
- 2. Test conditions as shown unless otherwise noted.

# JTAG Port AC Test Load TDO $50\Omega$ $30pF^*$ $V_{DD}/2$ \* Distributed Test Jig Capacitance




# JTAG Port AC Electrical Characteristics

Parameter	ymbol	Min	Max	Unit
TCK Cycle Time	tTKC	50	_	ns
TCK Low to TDO Valid	tTKQ	-	20	ns
TCK High Pulse Width	tTKH	20		ns
TCK Low Pulse Width	tTKL	20		ns
TDI & TMS Set Up Time	tTS	10	_	ns
TDI & TMS Hold Time	tTH	10	_	ns



# Package Dimensions—165-Bump FPBGA (Package E)





# Ordering Information—GSI SigmaDDR-II ECCRAM

Org	Part Number <sup>1</sup>	Туре	Package	Speed (MHz)	T <sub>J</sub> <sup>2</sup>
4M x 18	GS8672T18BE-400	SigmaDDR-II ECCRAM	165-bump BGA	400	С
4M x 18	GS8672T18BE-333	SigmaDDR-II ECCRAM	165-bump BGA	333	С
4M x 18	GS8672T18BE-300	SigmaDDR-II ECCRAM	165-bump BGA	300	С
4M x 18	GS8672T18BE-250	SigmaDDR-II ECCRAM	165-bump B	250	С
4M x 18	GS8672T18BE-200	SigmaDDR-II ECCRAM	165-bunis BGA	200	С
4M x 18	GS8672T18BE-400I	SigmaDDR-II ECCRAM	165-t 100 p BGA	400	l
4M x 18	GS8672T18BE-333I	SigmaDDR-II ECCRAM	160 bump BGA	333	I
4M x 18	GS8672T18BE-300I	SigmaDDR-II ECCRAM	5-bump BGA	300	l
4M x 18	GS8672T18BE-250I	SigmaDDR-II ECCRAM	165-bump BGA	250	l
4M x 18	GS8672T18BE-200I	SigmaDDR-II ECCRAM	165-bump BGA 165-bump BGA	200	I
2M x 36	GS8672T36BE-400	SigmaDDR-II ECCRAM	165-bump BGA	400	С
2M x 36	GS8672T36BE-333	SigmaDDR-II ECCRAM	165-bump BGA	333	С
2M x 36	GS8672T36BE-300	SigmaDDR-II ECCRAM	165-bump BGA	300	С
2M x 36	GS8672T36BE-250	SigmaDDR-II ECCRAM	165-bump BGA	250	С
2M x 36	GS8672T36BE-200	SigmaDDR-II ECCR	165-bump BGA	200	С
2M x 36	GS8672T36BE-400I	SigmaDDR-II ECCI AM	165-bump BGA	400	I
2M x 36	GS8672T36BE-333I	SigmaDDR-ILECCRAM	165-bump BGA	333	I
2M x 36	GS8672T36BE-300I	SigmaDQI₩ECCRAM	165-bump BGA	300	l
2M x 36	GS8672T36BE-250I	SigmaDDR-II ECCRAM	165-bump BGA	250	I
2M x 36	GS8672T36BE-200I	Sign addr-II ECCRAM	165-bump BGA	200	I
4M x 18	GS8672T18BGE-400	SigmaDDR-II ECCRAM	RoHS-compliant 165-bump BGA	400	С
4M x 18	GS8672T18BGE-333	SigmaDDR-II ECCRAM	RoHS-compliant 165-bump BGA	333	С
4M x 18	GS8672T18BGE-300	SigmaDDR-II ECCRAM	RoHS-compliant 165-bump BGA	300	С
4M x 18	GS8672T18BGE-250	SigmaDDR-II ECCRAM	RoHS-compliant 165-bump BGA	250	С
4M x 18	GS8672T18BGE-200	SigmaDDR-II ECCRAM	RoHS-compliant 165-bump BGA	200	С
4M x 18	GS8672T18BGE-4207	SigmaDDR-II ECCRAM	RoHS-compliant 165-bump BGA	400	I
4M x 18	GS8672T18BG 33I	SigmaDDR-II ECCRAM	RoHS-compliant 165-bump BGA	333	I
4M x 18	GS867271255E-300I	SigmaDDR-II ECCRAM	RoHS-compliant 165-bump BGA	300	I
4M x 18	GS8672 \ 8BGE-250I	SigmaDDR-II ECCRAM	RoHS-compliant 165-bump BGA	250	I
4M x 18	G\$5072T18BGE-200I	SigmaDDR-II ECCRAM	RoHS-compliant 165-bump BGA	200	I
2M x 36	GS8672T36BGE-400	SigmaDDR-II ECCRAM	RoHS-compliant 165-bump BGA	400	С
2M x 36	GS8672T36BGE-333	SigmaDDR-II ECCRAM	RoHS-compliant 165-bump BGA	333	С

# Notes:

- 1. For Tape and Reel add the character "T" to the end of the part number. Example: GS8672T36BE-300T.
- 2. C = Commercial Temperature Range. I = Industrial Temperature Range.



# Ordering Information—GSI SigmaDDR-II ECCRAM

Org	Part Number <sup>1</sup>	Туре	Package	Speed (MHz)	T <sub>J</sub> <sup>2</sup>
2M x 36	GS8672T36BGE-300	SigmaDDR-II ECCRAM	RoHS-compliant 165-bump BGA	300	С
2M x 36	GS8672T36BGE-250	SigmaDDR-II ECCRAM	RoHS-compliant 165-bump BGA	250	С
2M x 36	GS8672T36BGE-200	SigmaDDR-II ECCRAM	RoHS-compliant 165-bump RoA	200	С
2M x 36	GS8672T36BGE-400I	SigmaDDR-II ECCRAM	RoHS-compliant 165-bum/BGA	400	I
2M x 36	GS8672T36BGE-333I	SigmaDDR-II ECCRAM	RoHS-compliant 165 bump BGA	333	I
2M x 36	GS8672T36BGE-300I	SigmaDDR-II ECCRAM	RoHS-compliant 105-bump BGA	300	I
2M x 36	GS8672T36BGE-250I	SigmaDDR-II ECCRAM	RoHS-compliant 165-bump BGA	250	I
2M x 36	GS8672T36BGE-200I	SigmaDDR-II ECCRAM	RoHS-complant 165-bump BGA	200	I

#### Notes:

For Tape and Reel add the character "T" to the end of the part number. Example: GS867336BE-300T.
 C = Commercial Temperature Range. I = Industrial Temperature Range.

# GSI SigmaDDR-II ECCRAM Revision History

File Name	Types of Changes Format or Content	Revisions
GS8672TxxB_r1	2	Creation of new datasheet
GS8672TxxB_r1_01	Content	Added Operating Currents data     (Rev1.01a: Editorial updates)     (Rev1.01b: Corrected 165 thermal numbers)
GS8672TxxB_r1_02	Content	Added 400 MHz speed bin     Updated to reflect MP status