


Technical Data

CD54/74HC151

CD54/74HCT151

File Number 1645

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

8-Input Multiplexer

Type Features:


- Complementary data outputs
- Buffered inputs and outputs

The RCA CD54/74HC151 and CD54/74HCT151 are single 8-channel digital multiplexers having three binary control inputs, S0, S1 and S2 and an active low enable (E) input. The three binary signals select 1 of 8 channels. Outputs are both inverting (Y) and non-inverting (Y).

The CD54HC/HCT151 devices are supplied in 16-lead ceramic dual-in-line packages (F suffix). The CD74HC/HCT151 are supplied in 16-lead dual-in-line plastic packages (E suffix) and in 16-lead dual-in-line surface mount plastic packages (M suffix). Both types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
CD74HC/HCT: -40 to +85°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Signetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity: $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC}
@ $V_{CC} = 5$ V
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8$ V Max., $V_{IH} = 2$ V Min.
CMOS Input Compatibility
 $I_I \leq 1 \mu A$ @ V_{OL} , V_{OH}



CD54/74HC151

CD54/74HCT151

T-66-21-53

FUNCTION TABLE

INPUTS												OUTPUTS	
$\overline{E}$	S_2	S_1	S_0	I_0	I_1	I_2	I_3	I_4	I_5	I_6	I_7	$\overline{Y}$	Y
H	X	X	X	X	X	X	X	X	X	X	X	H	L
L	L	L	L	L	X	X	X	X	X	X	X	H	L
L	L	L	L	H	X	X	X	X	X	X	X	L	H
L	L	L	H	X	L	X	X	X	X	X	X	H	L
L	L	L	H	X	H	X	X	X	X	X	X	L	H
L	L	H	L	X	X	L	X	X	X	X	X	H	L
L	L	H	L	X	X	H	X	X	X	X	X	L	H
L	L	H	H	X	X	X	L	X	X	X	X	H	L
L	L	H	H	X	X	X	H	X	X	X	X	L	H
L	H	L	L	X	X	X	X	L	X	X	X	H	L
L	H	L	L	X	X	X	X	H	X	X	X	L	H
L	H	L	H	X	X	X	X	X	L	X	X	H	L
L	H	L	H	X	X	X	X	X	H	X	X	L	H
L	H	H	L	X	X	X	X	X	X	L	X	H	L
L	H	H	L	X	X	X	X	X	X	H	X	L	H
L	H	H	H	X	X	X	X	X	X	X	L	H	L
L	H	H	H	X	X	X	X	X	X	X	H	L	H

H = HIGH voltage level.

L = LOW voltage level.

X = Don't care.

MAXIMUM RATINGS, Absolute-Maximum Values:**DC SUPPLY-VOLTAGE, (V_{CC}):**

(Voltages referenced to ground) -0.5 to +7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} + 0.5$ V) ± 20 mADC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} + 0.5$ V) ± 20 mADC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} + 0.5$ V) ± 25 mADC V_{CC} OR GROUND CURRENT (I_{CC}): ± 50 mA**POWER DISSIPATION PER PACKAGE (P_D):**For $T_A = -40$ to $+80^\circ\text{C}$ (PACKAGE TYPE E) 500 mWFor $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mWFor $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE F, H) 500 mWFor $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE F, H) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mWFor $T_A = -40$ to $+70^\circ\text{C}$ (PACKAGE TYPE M) 400 mWFor $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW**OPERATING-TEMPERATURE RANGE (T_A):**PACKAGE TYPE F, H -55 to $+125^\circ\text{C}$ PACKAGE TYPE E, M -40 to $+85^\circ\text{C}$ STORAGE TEMPERATURE (T_{stg}) -65 to $+150^\circ\text{C}$ **LEAD TEMPERATURE (DURING SOLDERING)**At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. $+265^\circ\text{C}$ Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) $+300^\circ\text{C}$

with solder contacting lead tips only

Technical Data

T-66-21-53

CD54/74HC151

CD54/74HCT151

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	CD74HC151/CD54HC151											CD74HCT151/CD54HCT151											UNITS
	TEST CONDITIONS			74HC/54HC TYPE			74HC TYPE		54HC TYPE		TEST CONDITIONS		74HCT/54HCT TYPE			74HCT TYPE		54HCT TYPE					
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C		V _I V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C					
				Min	Typ	Max	Min	Max	Min	Max			Min	Typ	Max	Min	Max	Min	Max				
High-Level Input Voltage V _{IH}				2	1.5	—	—	1.5	—	1.5	—	—	4.5	2	—	—	2	—	2	—	V		
				4.5	3.15	—	—	3.15	—	3.15	—		to										
				6	4.2	—	—	4.2	—	4.2	—		5.5										
Low-Level Input Voltage V _{IL}				2	—	—	0.5	—	0.5	—	0.5	—	4.5	—	—	0.8	—	0.8	—	0.8	V		
				4.5	—	—	1.35	—	1.35	—	1.35	—	to										
				6	—	—	1.8	—	1.8	—	1.8	—	5.5										
High-Level Output Voltage V _{OH}	V _{IL} or V _{IH}	-0.02		2	1.9	—	—	1.9	—	1.9	—	V _{IL} or V _{IH}	4.5	4.4	—	—	4.4	—	4.4	—	V		
CMOS Loads				6	5.9	—	—	5.9	—	5.9	—												
TTL Loads	V _{IL} or V _{IH}											V _{IL} or V _{IH}	4.5	3.98	—	—	3.84	—	3.7	—	V		
				-4	4.5	3.98	—	—	3.84	—	3.7	—											
				-5.2	6	5.48	—	—	5.34	—	5.2	—											
Low-Level Output Voltage V _{OL}	V _{IL} or V _{IH}	0.02		2	—	—	0.1	—	0.1	—	0.1	V _{IL} or V _{IH}	4.5	—	—	0.1	—	0.1	—	0.1	V		
				4.5	—	—	0.1	—	0.1	—	0.1												
				6	—	—	0.1	—	0.1	—	0.1												
TTL Loads	V _{IL} or V _{IH}											V _{IL} or V _{IH}	4.5	—	—	0.26	—	0.33	—	0.4	V		
				4	4.5	—	—	0.26	—	0.33	—	0.4											
				5.2	6	—	—	0.26	—	0.33	—	0.4											
Input Leakage Current I _I	V _{CC} or Gnd			6	—	—	±0.1	—	±1	—	±1	Any Voltage Between V _{CC} and Gnd	5.5	—	—	±0.1	—	±1	—	±1	μA		
Quiescent Device Current I _{CC}	V _{CC} or Gnd	0		6	—	—	8	—	80	—	160	V _{CC} or Gnd	5.5	—	—	8	—	80	—	160	μA		
Additional Quiescent Device Current per Input Pin: 1 Unit Load ΔI _{CC} *												V _{CC} -2.1 4.5 to 5.5	— 100	360	—	450	—	490		μA			

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT INPUT LOADING TABLE

INPUT	UNIT LOADS *
Select	1.5
Data	0.45
Enable	0.3

* Unit load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

CD54/74HC151
CD54/74HCT151

T-66-21-53

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_i , V_o	0	V_{CC}	V
Operating Temperature T_A :			
CD74 Types	-40	+85	°C
CD54 Types	-55	+125	°C
Input Rise and Fall Times, t_r , t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS ($V_{CC} = 5$ V, $T_A = 25^\circ\text{C}$, Input t_r , $t_f = 6$ ns)

CHARACTERISTIC	C_L pF	SYMBOL	TYPICAL VALUES		UNITS
			54/74HC	54/74HCT	
Propagation Delays		t_{PLH}			
Any data input to Y	15	t_{PHL}	14	16	ns
Any data input to $\overline{Y}$	15	t_{PLH}/t_{PHL}	15	15	ns
Any select to Y	15	t_{PLH}/t_{PHL}	15	17	ns
Any select to $\overline{Y}$	15	t_{PLH}/t_{PHL}	17	18	ns
Enable to Y	15	t_{PLH}/t_{PHL}	11	12	ns
Enable to $\overline{Y}$	15	t_{PLH}/t_{PHL}	12	15	ns
Power Dissipation Capacitance*	—	C_{PD}	59	58	pF

* C_{PD} is used to determine the dynamic power dissipation per device:

$$P_D = V_{CC}^2 f_i (C_{PD} + C_L) \text{ where:}$$

f_i = input frequency.

C_L = output load capacitance.

V_{CC} = supply voltage.

Technical Data

T-66-21-53



CD54/74HC151

CD54/74HCT151

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r = 6$ ns)

74VHC74N

CHARACTERISTIC	SYMBOL	V _{CC}	25°C				-40°C to +85°C				-55°C to +125°C				UNITS
			HC		HCT		74HC		74HCT		54HC		54HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay, Any Data Input to Y	t _{PLH}	2		170		—		215		—		255		—	ns
	t _{PHL}	4.5		34		38		43		48		51		57	
		6		29		—		37		—		43		—	
Any Data Input to $\overline{Y}$	t _{PLH}	2		185		—		230		—		280		—	ns
	t _{PHL}	4.5		37		36		46		45		56		54	
		6		31		—		39		—		48		—	
Any Select to Y	t _{PLH}	2		185		—		230		—		280		—	ns
	t _{PHL}	4.5		37		41		46		51		56		62	
		6		31		—		39		—		48		—	
Any Select to $\overline{Y}$	t _{PLH}	2		205		—		255		—		310		—	ns
	t _{PHL}	4.5		41		43		51		54		62		65	
		6		35		—		43		—		53		—	
Enable to Y	t _{PLH}	2		140		—		175		—		210		—	ns
	t _{PHL}	4.5		28		29		35		36		42		44	
		6		24		—		30		—		36		—	
Enable to $\overline{Y}$	t _{PLH}	2		145		—		180		—		220		—	ns
	t _{PHL}	4.5		29		36		36		45		44		54	
		6		25		—		31		—		38		—	
Output Transition Time	t _{TLH}	2		75		—		95		—		110		—	ns
	t _{THL}	4.5		15		15		19		19		22		22	
		6		13		—		16		—		19		—	
Input Capacitance	C _i	—	—	10	—	10	—	10	—	10	—	10	—	10	pF



	CD54/74HC	CD54/74HCT
Input Level	V_{CC}	3 V
Switching Voltage, V_s	50% V_{CC}	1.3 V

Fig. 2 - Propagation delays to Y and $\bar{Y}$ outputs.