Memory FRAM

2 M (256 K × 8) Bit SPI

MB85RS2MTA

■ DESCRIPTION

MB85RS2MTA is a FRAM (Ferroelectric Random Access Memory) chip in a configuration of 262,144 words \times 8 bits, using the ferroelectric process and silicon gate CMOS process technologies for forming the nonvolatile memory cells.

MB85RS2MTA adopts the Serial Peripheral Interface (SPI).

The MB85RS2MTA is able to retain data without using a back-up battery, as is needed for SRAM. The memory cells used in the MB85RS2MTA can be used for 10¹³ read/write operations, which is a significant improvement over the number of read and write operations supported by Flash memory and E²PROM. MB85RS2MTA does not take long time to write data like Flash memories or E²PROM, and MB85RS2MTA takes no wait time.

■ FEATURES

• Bit configuration : 262,144 words × 8 bits

• Serial Peripheral Interface: SPI (Serial Peripheral Interface)

Correspondent to SPI mode 0 (0, 0) and mode 3 (1, 1)

Operating frequency: 40MHz (Max)

• High endurance : 10¹³ times / byte

• Data retention : 10 years (+85 °C), 95 years(+55 °C)

• Operating power supply voltage: 1.7 V to 3.6 V

Low power consumption : Operating power supply current 2.3mA (Max@40 MHz)

Standby current 50 μ A (Max) Sleep current 10 μ A (Max)


Operation ambient temperature range : -40 °C to +85 °C

• Package : 8-pin plastic SOP (FPT-8P-M09)

RoHS compliant




■ PIN ASSIGNMENT



■ PIN FUNCTIONAL DESCRIPTIONS


| Pin No. | Pin Name | Functional description |
|---------|----------|---|
| 1 | CS | Chip Select pin This is an input pin to make chips select. When \overline{CS} is "H" level, device is in deselect (standby) status and SO becomes High-Z. Inputs from other pins are ignored for this time. When \overline{CS} is "L" level, device is in select (active) status. \overline{CS} has to be "L" level before inputting op-code. The Chip Select pin is pulled up internally to the VDD pin. |
| 3 | WP | Write Protect pin This is a pin to control writing to a status register. The writing of status register (see "■ STATUS REGISTER") is protected in related with WP and WPEN. See "■WRITING PROTECT" for detail. |
| 7 | HOLD | Hold pin This pin is used to interrupt serial input/output without making chips deselect. When HOLD is "L" level, hold operation is activated, SO becomes High-Z, SCK and SI become do not care. See "■HOLD OPERATION" for detail. |
| 6 | SCK | Serial Clock pin This is a clock input pin to input/output serial data. SI is loaded synchronously to a rising edge, SO is output synchronously to a falling edge. |
| 5 | SI | Serial Data Input pin This is an input pin of serial data. This inputs op-code, address, and writing data. |
| 2 | SO | Serial Data Output pin This is an output pin of serial data. Reading data of FRAM memory cell array and status register data are output. This is High-Z during standby. |
| 8 | VDD | Supply Voltage pin |
| 4 | VSS | Ground pin |

■ BLOCK DIAGRAM




■ SPI MODE

MB85RS2MTA corresponds to the SPI mode 0 (CPOL = 0, CPHA = 0) , and SPI mode 3 (CPOL = 1, CPHA = 1) .



■ SERIAL PERIPHERAL INTERFACE (SPI)

MB85RS2MTA works as a slave of SPI. More than 2 devices can be connected by using microcontroller equipped with SPI port. By using a microcontroller not equipped with SPI port, SI and SO can be bus connected to use.



■ STATUS REGISTER

| Bit No. | Bit Name | Function |
|---------|----------|---|
| 7 | WPEN | Status Register Write Protect This is a bit composed of nonvolatile memories (FRAM). WPEN protects writing to a status register (refer to "■WRITING PROTECT") relating with WP input. Writing with the WRSR command and reading with the RDSR command are possible. |
| 6 to 4 | _ | Not Used Bits These are bits composed of nonvolatile memories, writing with the WRSR command is possible. These bits are not used but they are read with the RDSR command. |
| 3 | BP1 | Block Protect This is a bit composed of nonvolatile memory. This defines size of write |
| 2 | BP0 | protect block for the WRITE command (refer to "■BLOCK PROTECT"). Writing with the WRSR command and reading with the RDSR command are possible. |
| 1 | WEL | Write Enable Latch This indicates FRAM Array and status register are writable. The WREN command is for setting, and the WRDI command is for resetting. With the RDSR command, reading is possible but writing is not possible with the WRSR command. WEL is reset after the following operations. After power ON. After WRDI command recognition. This device supports continual programming mode. After the following operations, without reseting WEL, this device can be programmed continually. After WRSR command. After WRSR command. |
| 0 | 0 | This is a bit fixed to "0". |

■ OP-CODE


MB85RS2MTA accepts 9 kinds of command specified in op-code. Op-code is a code composed of 8 bits shown in the table below. Do not input invalid codes other than those codes. If \overline{CS} is risen while inputting op-code, the command are not performed.

| Name | Description | Op-code |
|-------|--------------------------|------------|
| WREN | Set Write Enable Latch | 0000 0110в |
| WRDI | Reset Write Enable Latch | 0000 0100в |
| RDSR | Read Status Register | 0000 0101в |
| WRSR | Write Status Register | 0000 0001в |
| READ | Read Memory Code | 0000 0011в |
| WRITE | Write Memory Code | 0000 0010в |
| RDID | Read Device ID | 1001 1111в |
| FSTRD | Fast Read Memory Code | 0000 1011в |
| SLEEP | Sleep Mode | 1011 1001в |

■ COMMAND


• WREN

The WREN command sets WEL (Write Enable Latch) . WEL has to be set with the WREN command before writing operation (WRSR command and WRITE command) .




• WRDI

The WRDI command resets WEL (Write Enable Latch) . Writing operation (WRSR command and WRITE command) are not performed when WEL is reset.




• RDSR

The RDSR command reads status register data. After op-code of RDSR is input to SI, 8-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. In the RDSR command, repeated reading of status register is enabled by sending SCK continuously before rising of $\overline{\text{CS}}$.




• WRSR

The WRSR command writes data to the nonvolatile memory bit of status register. After performing WRSR op-code to a SI pin, 8 bits writing data is input. WEL (Write Enable Latch) is not able to be written with WRSR command. A SI value correspondent to bit 1 is ignored. Bit <u>0 of</u> the status register is fixed to "0" and cannot be written. The SI value corresponding to <u>bit 0</u> is ignored. WP signal level shall be fixed before performing WRSR command, and do not change the <u>WP</u> signal level until the end of command sequence.




• READ

The READ command reads FRAM memory cell array data. Arbitrary 24 bits address and op-code of READ are input to SI. The 6-bit upper address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When $\overline{\text{CS}}$ is risen, the READ command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before $\overline{\text{CS}}$ rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely.




• WRITE

The WRITE command writes data to FRAM memory cell array. WRITE op-code, arbitrary 24 bits of address and 8 bits of writing data are input to SI. The 6-bit upper address bit is invalid. When 8 bits of writing data is input, data is written to FRAM memory cell array. Risen \overline{CS} will terminate the WRITE command, but if you continue sending the writing data for 8 bits each before \overline{CS} rising, it is possible to continue writing with automatic address increment. When it reaches the most significant address, it rolls over to the starting address, and writing cycle can be continued infinitely.




• FSTRD

The FSTRD command reads FRAM memory cell array data. Arbitrary 24 bits address and op-code of FSTRD are input to SI followed by 8 bits dummy. The 6-bit upper address bit is invalid. Then, 8-cycle clock is input to SCK. SO is output synchronously to the falling edge of SCK. While reading, the SI value is invalid. When CS is risen, the FSTRD command is completed, but keeps on reading with automatic address increment which is enabled by continuously sending clocks to SCK in unit of 8 cycles before CS rising. When it reaches the most significant address, it rolls over to the starting address, and reading cycle keeps on infinitely.



• RDID


The RDID command reads fixed Device ID. After performing RDID op-code to SI, 32-cycle clock is input to SCK. The SI value is invalid for this time. SO is output synchronously to a falling edge of SCK. The output is in order of Manufacturer ID (8bit)/Continuation code (8bit)/Product ID (1st Byte)/Product ID (2nd Byte). In the RDID command, SO holds the output state of the last bit in 32-bit Device ID until \overline{CS} is risen.




• SLEEP

The SLEEP command shifts the LSI to a low power mode called "SLEEP mode". The transition to the SLEEP mode is carried out at the rising edge of $\overline{\text{CS}}$ after operation code in the SLEEP command. However, when at least one SCK clock is inputted before the rising edge of $\overline{\text{CS}}$ after operation code in the SLEEP command, this SLEEP command is canceled.

After the SLEEP mode transition, SCK and SI inputs are logically ignored and SO changes to a Hi-Z state. In case all other pins are not fixed to VDD or VSS than $\overline{\text{CS}}$, a through-current may flow.



Returning to an normal operation from the SLEEP mode is carried out after t_{REC} (Max 400 μ s) time from the falling edge of \overline{CS} (see the <u>fig</u>ure below). It is possible to return \overline{CS} to H level before t_{REC} time. However, it is prohibited to bring down \overline{CS} to L level again during t_{REC} period.



■ BLOCK PROTECT

Writing protect block for WRITE command is configured by the value of BP0 and BP1 in the status register.

| BP1 | BP0 | Protected Block |
|-----|-----|------------------------------|
| 0 | 0 | None |
| 0 | 1 | 30000н to 3FFFFн (upper 1/4) |
| 1 | 0 | 20000н to 3FFFFн (upper 1/2) |
| 1 | 1 | 00000н to 3FFFFн (all) |


■ WRITING PROTECT

Writing operation of the WRITE command and the WRSR command are protected with the value of WEL, WPEN, WP as shown in the table.

| WEL | WPEN | WP | Protected Blocks | Unprotected Blocks | Status Register |
|-----|------|----|------------------|--------------------|-----------------|
| 0 | Х | Х | Protected | Protected | Protected |
| 1 | 0 | Х | Protected | Unprotected | Unprotected |
| 1 | 1 | 0 | Protected | Unprotected | Protected |
| 1 | 1 | 1 | Protected | Unprotected | Unprotected |

■ HOLD OPERATION

Hold status is retained without aborting a command if HOLD is "L" level while CS is "L" level. The timing for starting and ending hold status depends on the SCK to be "H" level or "L" level when a HOLD pin input is transited to the hold condition as shown in the diagram below. In case the HOLD pin transited to "L" level when SCK is "L" level, return the HOLD pin to "H" level at SCK being "L" level. In the same manner, in case the HOLD pin transited to "L" level when SCK is "H" level, return the HOLD pin to "H" level at SCK being "H" level. Arbitrary command operation is interrupted in hold status, SCK and SI inputs become do not care. And, SO becomes High-Z while reading command (RDSR, READ). If CS is rising during hold status, a command is aborted. In case the command is aborted before its recognition, WEL holds the value before transition to hold status.



■ ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Ra | Unit | |
|-------------------------------|-----------------|-------|-----------------------------|-------|
| Farameter | Symbol | Min | Max | Offic |
| Power supply voltage* | V _{DD} | - 0.5 | + 4.0 | V |
| Input voltage* | Vin | - 0.5 | $V_{DD} + 0.5 \ (\le 4.0)$ | V |
| Output voltage* | Vouт | - 0.5 | $V_{DD} + 0.5 \ (\le 4.0)$ | V |
| Operation ambient temperature | TA | - 40 | + 85 | °C |
| Storage temperature | Tstg | - 55 | + 125 | °C |

^{*:}These parameters are based on the condition that Vss is 0 V.

WARNING: Semiconductor devices may be permanently damaged by application of stress (including, without limitation, voltage, current or temperature) in excess of absolute maximum ratings.

Do not exceed any of these ratings.

■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | | Unit | | |
|---------------------------------|-----------------|-------------|------|------|-------|
| Farameter | Symbol | Min | Тур | Max | Offic |
| Power supply voltage*1 | V _{DD} | 1.7 | 3.3 | 3.6 | V |
| Operation ambient temperature*2 | TA | - 40 | _ | + 85 | °C |

^{*1:} These parameters are based on the condition that Vss is 0 V.

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated under these conditions.

Any use of semiconductor devices will be under their recommended operating condition. Operation under any conditions other than these conditions may adversely affect reliability of device and could result in device failure.

No warranty is made with respect to any use, operating conditions or combinations not represented on this data sheet. If you are considering application under any conditions other than listed herein, please contact sales representatives beforehand.

^{*2:} Ambient temperature when only this device is working. Please consider it to be the almost same as the package surface temperature.

■ ELECTRICAL CHARACTERISTICS

1. DC Characteristics

(within recommended operating conditions)

| Parameter | Symbol Condition | | | | Unit | | |
|--------------------------------|------------------------------------|--|--------------------------|------|-----------------------|----|--|
| Faranietei | Syllibol | Condition | Min | Тур | Max | | |
| | | $0 \le \overline{CS} < V_{DD}$ | | | 200 | | |
| Input leakage current*1 | I⊔ | $\overline{CS} = V_{DD}$ | | | 1 | μΑ | |
| m, par roamage carrers | 1.=.1 | \overline{WP} , \overline{HOLD} , SCK $SI = 0 \text{ V to V}_{DD}$ | _ | _ | 1 | μΛ | |
| Output leakage current*2 | ILO | SO = 0 V to V _{DD} | | | 1 | μΑ | |
| | | SCK = 1MHz — | | 0.16 | _ | | |
| Operating power supply current | ldd | SCK = 33 MHz | | 1.6 | 2.0 | mA | |
| | | SCK = 40 MHz | | 1.9 | 2.3 | | |
| Standby current | IsB | $SCK = SI = \overline{CS} = V_{DD}$ | _ | | 50 | μΑ | |
| Sleep current | Izz | CS = V _{DD} All inputs Vss or V _{DD} | _ | | 10 | μА | |
| Input high voltage | Input high voltage V _{IH} | | $V_{\text{DD}}\times0.7$ | | V _{DD} + 0.5 | V | |
| Input low voltage | Vıl | $V_{DD} = 1.7 \text{ V to } 3.6 \text{ V}$ | - 0.5 | | $V_{DD} \times 0.3$ | V | |
| Output high voltage | Vон | Iон = − 2 mA | V _{DD} - 0.5 | | _ | V | |
| Output low voltage | Vol | IoL = 2 mA | _ | | 0.4 | V | |
| Pull up resistance for CS | R₽ | _ | 18 | 33 | 80 | kΩ | |

^{*1 :} Applicable pin : $\overline{\text{CS}}$, $\overline{\text{WP}}$, $\overline{\text{HOLD}}$, SCK, SI

^{*2 :} Applicable pin : SO

2. AC Characteristics

| Parameter | Symbol | $V_{DD} = 1.7$ | V to 2.7 V | V _{DD} = 2.7 V to 3.6 V | | Unit |
|---------------------------|--------------|----------------|------------|----------------------------------|-----|------|
| | | Min | Max | Min | Max | |
| SCK clock frequency | fск | 0 | 33 | 0 | 40 | MHz |
| Clock high time | tсн | 13 | _ | 11 | | ns |
| Clock low time | t cL | 13 | _ | 11 | | ns |
| Chip select set up time | t csu | 10 | _ | 10 | | ns |
| Chip select hold time | t csH | 10 | _ | 10 | | ns |
| Output disable time | top | _ | 12 | - | 12 | ns |
| Output data valid time | todv | _ | 13 | - | 9 | ns |
| Output hold time | tон | 0 | _ | 0 | | ns |
| Deselect time | t₀ | 40 | _ | 40 | | ns |
| Data in rising time | t R | _ | 50 | - | 50 | ns |
| Data falling time | t⊧ | _ | 50 | - | 50 | ns |
| Data set up time | t su | 5 | _ | 5 | | ns |
| Data hold time | tн | 5 | _ | 5 | | ns |
| HOLD set uptime | t HS | 10 | _ | 10 | | ns |
| HOLD hold time | tнн | 10 | _ | 10 | | ns |
| HOLD output floating time | t HZ | _ | 20 | _ | 20 | ns |
| HOLD output active time | t LZ | _ | 20 | _ | 20 | ns |
| SLEEP recovery time | t REC | _ | 400 | _ | 400 | μS |


AC Test Condition

Power supply voltage: 1.7 V to 3.6 V

 $\begin{array}{l} \text{Operation ambient temperature: } -40 \ ^{\circ}\text{C to } +85 \ ^{\circ}\text{C} \\ \text{Input voltage magnitude: } V_{\text{DD}} \times 0.7 \leq V_{\text{IH}} \leq V_{\text{DD}} \\ 0 \leq V_{\text{IL}} \leq V_{\text{DD}} \times 0.3 \\ \end{array}$

Input rising time: 5 ns Input falling time: 5 ns Input judge level: V_{DD}/2 Output judge level: V_{DD}/2

AC Load Equivalent Circuit




3. Pin Capacitance


| Parameter | Symbol | Condition | Va | Unit | |
|--------------------|----------|-------------------------------------|-----|------|-------|
| Farameter | Syllibol | Condition | Min | Max | Oille |
| Output capacitance | Со | $V_{DD} = V_{IN} = V_{OUT} = 0 V$, | _ | 8 | pF |
| Input capacitance | Cı | f = 1 MHz, T _A = +25 °C | | 6 | pF |

■ TIMING DIAGRAM


• Serial Data Timing



• Hold Timing



■ POWER ON/OFF SEQUENCE



| Parameter | Symbol | Value | | Unit | Parameters | |
|-----------------------------------|----------|-------|-----|-------|----------------------------------|--|
| raiailletei | Syllibol | Min | Max | Oilit | Farameters | |
| CS level hold time at power OFF | tpd | 0 | _ | ns | $V_{DD} = 2.7V \text{ to } 3.6V$ | |
| CS level floid time at power Of 1 | ιρα | 400 | _ | 115 | $V_{DD} = 1.7V \text{ to } 2.7V$ | |
| CS level hold time at power ON | tpu | 250 | | μS | | |
| Power supply rising time | tr | 0.05 | | ms/V | | |
| Power supply falling time | tf | 0.1 | _ | ms/V | | |

If the device does not operate within the specified conditions of read cycle, write cycle or power on/off sequence, memory data can not be guaranteed.

■ FRAM CHARACTERISTICS

| Parameter | Value | | Unit | Remarks | |
|----------------------|------------------|-----|------------|---|--|
| Farameter | Min | Max | Oilit | Remarks | |
| Read/Write Endurance | 10 ¹³ | | Times/byte | Operation Ambient Temperature T _A = +85 °C | |
| Data Retention | 10 | | Years | Operation Ambient Temperature T _A = +85 °C | |
| Data Retention | 95 | | rears | Operation Ambient Temperature T _A = +55 °C | |

^{*1:} Total number of reading and writing defines the minimum value of endurance, as an FRAM memory operates with destructive readout mechanism.

^{*2:} Minimum values define retention time of the first reading/writing data right after shipment, and the these values are calculated by qualification results.


■ NOTE ON USE

We recommend programming of the device after reflow. Data written before reflow cannot be guaranteed.

■ ESD AND LATCH-UP

| Test | DUT | Value |
|---|----------------------|-----------|
| ESD HBM (Human Body Model) JESD22-A114 compliant | | ≥ 2000 V |
| ESD CDM (Charged Device Model) JESD22-C101 compliant | MB85RS2MTAPNF-G-BDE1 | ≥ 1000 V |
| Latch-Up (C-V Method) Proprietary method | | ≥ 200 V |

• C-V method of Latch-Up Resistance Test



Note: Charge voltage alternately switching 1 and 2 approximately 2 sec interval. This switching process is considered as one cycle. Repeat this process 5 times. However, if the latch-up condition occurs before completing 5times, this test must be stopped immediately.

■ MB85RS2MTAPNF (8-pin plastic SOP) REFLOW CONDITIONS AND FLOOR LIFE [JEDEC MSL]: Moisture Sensitivity Level 3 (ISP/JEDEC J-STD-020D)

■ CURRENT STATUS ON CONTAINED RESTRICTED SUBSTANCES

This product complies with the regulations of REACH Regulations, EU RoHS Directive and China RoHS.


■ ORDERING INFORMATION

| Part number | Package | Shipping form | Minimum shipping quantity |
|------------------------|-----------------------------------|-----------------------|---------------------------|
| MB85RS2MTAPNF-G-BDE1 | 8-pin plastic SOP (FPT-8P-M09) | Tube | * |
| MB85RS2MTAPNF-G-BDERE1 | 8-pin plastic SOP (FPT-8P-M09) | Embossed Carrier tape | 1500 |

^{*:} Please contact our sales office about minimum shipping quantity.

■ PACKAGE DIMENSION

| 8-pin plastic SOP | Lead pitch | 1.27 mm |
|-------------------|--------------------------------|----------------|
| | Package width × package length | 3.9 mm×4.89 mm |
| | Lead shape | Gullwing |
| | Sealing method | Plastic mold |
| | Mounting heigth | 1.73 mm MAX |
| | | |
| (FPT-8P-M09) | | |



■ MARKING

22

[MB85RS2MTAPNF-G-BDE1] [MB85RS2MTAPNF-G-BDERE1]

S2MTA 11900 700

[FPT-08P-M09]

S2MTA: Product Name

1: Lead-free


1900: Year and Week code 700: Reference number

■ PACKING INFORMATION

1. Tube

1.1 Tube Dimensions

• Tube/stopper shape




Tube cross-sections and Maximum quantity

| | | N | laximum qua | antity |
|--|--------------|--------------|------------------|------------------|
| Package form | Package code | pcs/ tube | pcs/inner box | pcs/outer box |
| SOP, 8, plastic (2) | FPT-8P-M09 | 85 | 4250 | 17000 |
| Transparent polyethylene terephthalate | | | | |

(Dimensions in mm)


1.2 Product label indicators

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]



1.3 Dimensions for Containers


(1) Dimensions for inner box



| L | W | Н |
|-----|-----|----|
| 540 | 125 | 75 |

(Dimensions in mm)

(2) Dimensions for outer box




| L | W | Н |
|-----|-----|-----|
| 549 | 277 | 180 |


(Dimensions in mm)

2. Emboss Tape (FPT-8P-M09)


2.1 Tape Dimensions



2.2 IC orientation



2.3 Reel dimensions




Dimensions in mm

| I | Tape width | Α | В | С | W1 | W2 |
|---|------------|-----|-----|----|------|------|
| Ī | 12 | 254 | 100 | 13 | 13.5 | 17.5 |


2.4 Product label indicators

Label I: Label on Inner box/Moisture Barrier Bag/ (It sticks it on the reel for the emboss taping) [C-3 Label (50mm × 100mm) Supplemental Label (20mm × 100mm)]



2.5 Dimensions for Containers


(1) Dimensions for inner box



| Tape width | L | W | Н |
|------------|-----|-----|----|
| 12 | 265 | 262 | 51 |

(Dimensions in mm)

(2) Dimensions for outer box



| L | W | Н |
|-----|-----|-----|
| 549 | 277 | 180 |

(Dimensions in mm)

■ MAJOR CHANGES IN THIS EDITION

Changes on pages are indicated by vertical lines drawn on the left side of that pages.

| Page | Section | Change Results |
|------|----------------------------|--|
| 1 | ■ FEATURES Date retention | Improved from 40.2 to 10 years (+85 °C), from 383 to 95 years (+55 °C) |
| 18 | ■ FRAM CHARACTERISTICS | Improved from 40.2 to 10 years (+85 °C), |
| 10 | Data Retention | from 383 to 95 years (+55 °C) |

FUJITSU SEMICONDUCTOR LIMITED

Shin-Yokohama Chuo Building, 2-100-45 Shin-Yokohama, Kohoku-ku, Yokohama, Kanagawa 222-0033, Japan http://ip.fujitsu.com/fsl/en/

All Rights Reserved.

FUJITSU SEMICONDUCTOR LIMITED, its subsidiaries and affiliates (collectively, "FUJITSU SEMICONDUCTOR") reserves the right to make changes to the information contained in this document without notice. Please contact your FUJITSU SEMICONDUCTOR sales representatives before order of FUJITSU SEMICONDUCTOR device.

Information contained in this document, such as descriptions of function and application circuit examples is presented solely for reference to examples of operations and uses of FUJITSU SEMICONDUCTOR device. FUJITSU SEMICONDUCTOR disclaims any and all warranties of any kind, whether express or implied, related to such information, including, without limitation, quality, accuracy, performance, proper operation of the device or non-infringement. If you develop equipment or product incorporating the FUJITSU SEMICONDUCTOR device based on such information, you must assume any responsibility or liability arising out of or in connection with such information or any use thereof. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any damages whatsoever arising out of or in connection with such information or any use thereof.

Nothing contained in this document shall be construed as granting or conferring any right under any patents, copyrights, or any other intellectual property rights of FUJITSU SEMICONDUCTOR or any third party by license or otherwise, express or implied. FUJITSU SEMICONDUCTOR assumes no responsibility or liability for any infringement of any intellectual property rights or other rights of third parties resulting from or in connection with the information contained herein or use thereof.

The products described in this document are designed, developed and manufactured as contemplated for general use including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high levels of safety is secured, could lead directly to death, personal injury, severe physical damage or other loss (including, without limitation, use in nuclear facility, aircraft flight control system, air traffic control system, mass transport control system, medical life support system and military application), or (2) for use requiring extremely high level of reliability (including, without limitation, submersible repeater and artificial satellite). FUJITSU SEMICONDUCTOR shall not be liable for you and/or any third party for any claims or damages arising out of or in connection with above-mentioned uses of the products.

Any semiconductor devices fail or malfunction with some probability. You are responsible for providing adequate designs and safeguards against injury, damage or loss from such failures or malfunctions, by incorporating safety design measures into your facility, equipments and products such as redundancy, fire protection, and prevention of overcurrent levels and other abnormal operating conditions.

The products and technical information described in this document are subject to the Foreign Exchange and Foreign Trade Control Law of Japan, and may be subject to export or import laws or regulations in U.S. or other countries. You are responsible for ensuring compliance with such laws and regulations relating to export or re-export of the products and technical information described herein. All company names, brand names and trademarks herein are property of their respective owners.

Edited: System Memory Company