54ACTQ/74ACTQ14 Quiet Series Hex Inverter with Schmitt Trigger Input

General Description

The 'ACTQ14 contains six inverter gates each with a Schmitt trigger input. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. In addition, they have a greater noise margin than conventional inverters.

The 'ACTQ14 utilizes NSC Quiet Series Technology to guarantee quiet output switching and improve dynamic threshold performance. FACT Quiet Series™ features GTO™ output control and undershoot corrector in addition to a split ground bus for superior performance.


The 'ACTQ14 has hysteresis between the positive-going and negative-going input thresholds (typically 1.0V) which is determined internally by transistor ratios and is essentially insensitive to temperature and supply voltage variations.

Features

- I_{CC} reduced by 50%
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Improved latch-up immunity
- 4 kV minimum ESD performance
- Guaranteed pin-to-pin skew AC performance
- Outputs source/sink 24 mA
- Standard Military Drawing (SMD)
 - 'ACTQ14: 5962-92183

Logic Symbol


Connection Diagrams





Pin Assignment for DIP, Flatpak and SOIC GND





Pin Assignment

TL/F/10911-5

Function Table

Input	Output
Α	ō
L	Н
Н	L

Pin Names	Description
I _n	Inputs
Ōn	Outputs

FACT Quiet Series™ and GTO™ are trademarks of National Semiconductor Corporation.

Absolute Maximum Rating (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

$$\begin{split} & \text{Supply Voltage (V}_{CC}) & -0.5 \text{V to } +7.0 \text{V} \\ & \text{DC Input Diode Current (I}_{IK}) \\ & V_I = -0.5 \text{V} & -20 \text{ mA} \\ & V_I = V_{CC} + 0.5 \text{V} & +20 \text{ mA} \\ & \text{DC Input Voltage (V}_I) & -0.5 \text{V to V}_{CC} + 0.5 \text{V} \\ & \text{DC Output Diode Current (I}_{OK}) \end{split}$$

DC Output Source

or Sink Current (I_O) ±50 mA

 $\begin{array}{lll} \text{DC V}_{\text{CC}} \text{ or Ground Current} \\ \text{per Output Pin (I}_{\text{CC}} \text{ or I}_{\text{GND}}) & \pm 50 \text{ mA} \\ \text{Storage Temperature (T}_{\text{STG}}) & -65^{\circ}\text{C to} + 150^{\circ}\text{C} \\ \text{DC Latch-Up Source or Sink Current} & \pm 300 \text{ mA} \\ \end{array}$

Junction Temperature (T_J)

CDIP 175°C PDIP 140°C

Note 1: Absolute maximum ratings are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. National does not recommend operation outside of databook specifications.

Recommended Operating Conditions (Note 2)

Supply Voltage (V_{CC})

Operating Temperature (T_A)

74ACTQ -40°C to +85°C 54ACTQ -55°C to +125°C

Note 2: All commercial packaging is not recommended for applications requiring greater than 2000 temperature cycles from $-40^{\circ}\mathrm{C}$ to $+125^{\circ}\mathrm{C}$.

DC Characteristics for 'ACTQ Family Devices

	Parameter	V _{CC} (V)	74ACTQ		54ACTQ	74ACTQ		Conditions	
Symbol			T _A = +25°C		T _A = -55°C to + 125°C	T _A = -40°C to +85°C	Units		
			Тур		Guaranteed Li	mits			
VIH	Minimum High Level Input Voltage	4.5 5.5	1.5 1.5	2.0 2.0	2.0 2.0	2.0 2.0	٧	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V _{IL}	Maximum Low Level Input Voltage	4.5 5.5	1.5 1.5	0.8 0.8	0.8 0.8	0.8 0.8	٧	$V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$	
V _{OH}	Minimum High Level Output Voltage	4.5 5.5	4.49 5.49	4.4 5.4	4.4 5.4	4.4 5.4	٧	$I_{OUT} = -50 \mu\text{A}$	
		4.5 5.5		3.86 4.86	3.70 4.70	3.76 4.76	v	$^*V_{IN} = V_{IL} \text{ or } V_{IH}$ $^{-24 \text{ mA}}$ $^{-24 \text{ mA}}$	
V _{OL}	Maximum Low Level Output Voltage	4.5 5.5	0.001 0.001	0.1 0.1	0.1 0.1	0.1 0.1	٧	$I_{OUT} = 50 \mu\text{A}$	
		4.5 5.5		0.36 0.36	0.50 0.50	0.44 0.44	V	$^{*}V_{IN} = V_{IL} \text{ or } V_{IH}$ $^{24 \text{ mA}}$ $^{24 \text{ mA}}$	
IIN	Maximum Input Leakage Current	5.5		± 0.1	±1.0	±1.0	μΑ	$V_{I} = V_{CC}$, GND	
V _{h(max)}	Maximum Hysteresis	4.5 5.5		1.4 1.6	1.4 1.6	1.4 1.6	٧	T _A = Worst Case	

^{*}All outputs loaded; thresholds on input associated with output under test.

DC Characteristics for 'ACTQ Family Devices (Continued)

			74ACTQ		54ACTQ	74ACTQ	Units	Conditions
Symbol	Parameter	V _{CC}	T _A = +25°C		T _A = -55°C to + 125°C	T _A = -40°C to +85°C		
			Тур		Guaranteed Li	Guaranteed Limits		
V _{h(min)}	Minimum Hysteresis	4.5 5.5		0.4 0.5	0.4 0.5	0.4 0.5	٧	T _A = Worst Case
V _t +	Maximum Positive Threshold	4.5 5.5		2.0 2.0	2.0 2.0	2.0 2.0	٧	T _A = Worst Case
V _t -	Minimum Negative Threshold	4.5 5.5		0.8 0.8	0.8 0.8	0.8 0.8	٧	T _A = Worst Case
ГССТ	Maximum I _{CC} /Input	5.5	0.6		1.6	1.5	mA	$V_{I} = V_{CC} - 2.1V$
I _{OLD}	†Minimum Dynamic	5.5			50	75	mA	V _{OLD} = 1.65V Max
IOHD	Output Current	5.5			-50	-75	mA	V _{OHD} = 3.85V Min
Icc	Maximum Quiescent Supply Current	5.5		2.0	40.0	20.0	μΑ	V _{IN} = V _{CC} or GND (Note 1)
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	5.0	1.1	1.5			٧	Figures 12, 13 (Notes 2, 3)
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	5.0	-0.6	-1.2			٧	Figures 12, 13 (Notes 2, 3)
V _{IHD}	Minimum High Level Dynamic Input Voltage	5.0	1.9	2.2			>	(Notes 2, 4)
V _{ILD}	Maximum Low Level Dynamic Input Voltage	5.0	1.2	0.8			٧	(Notes 2, 4)

[†]Maximum test duration 2.0 ms, one output loaded at a time.

Note 1: I_{CC} for 54ACTQ @ 25°C is identical to 74ACTQ @ 25°C.

Note 2: Plastic DIP package.

Note 3: Max number of outputs defined as (n). Data inputs are 0V to 3V. One output @ GND.

Note 4: Max number of data inputs (n) switching. (n-1) inputs switching 0V to 3V ('ACTQ). Input-under-test switching: 3V to threshold (V_{ILD}) , 0V to threshold (V_{IHD}) , f=1 MHz.

AC Electrical Characteristics

			74ACTQ			54ACTQ		74ACTQ		
Symbol	Parameter	V _{CC} * (V)	T _A = +25°C C _L = 50 pF		$egin{array}{ll} T_{A} &=& -55^{\circ}C \ to &+ 125^{\circ}C \ C_{L} &=& 50 \ pF \end{array}$		$T_{A}=-40^{\circ}C$ to $+85^{\circ}C$ $C_{L}=50pF$		Units	
			Min	Тур	Max	Min	Max	Min	Max	
tPLH	Propagation Delay Data to Output	5.0	3.0	8.0	10.0	1.5	10.0	3.0	11.0	ns
t _{PHL}	Propagation Delay Data to Output	5.0	3.0	8.0	10.0	1.5	9.5	3.0	11.0	ns
toshL,	Output to Output Skew**	5.0		0.5	1.0		1.0		1.0	ns

^{*}Voltage Range 5.0 is 5.0V \pm 0.5V.

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	$V_{CC} = OPEN$
C _{PD}	Power Dissipation Capacitance	80	pF	$V_{CC} = 5.0V$

FACT Noise Characteristics

The setup of a noise characteristics measurement is critical to the accuracy and repeatability of the tests. The following is a brief description of the setup used to measure the noise characteristics of FACT.

Equipment:

Hewlett Packard Model 8180A Word Generator PC-163A Test Fixture Tektronics Model 7854 Oscilloscope

Procedure:

- 1. Verify Test Fixture Loading: Standard Load 50 pF, 500Ω .
- 2. Deskew the word generator so that no two channels have greater than 150 ps skew between them. This requires that the oscilloscope be deskewed first. Swap out the channels that have more than 150 ps of skew until all channels being used are within 150 ps. It is important to deskew the word generator channels before testing. This will ensure that the outputs switch simultaneously.
- Terminate all inputs and outputs to ensure proper loading of the outputs and that the input levels are at the correct voltage.

- 4. Set V_{CC} to 5.0V.
- Set the word generator to toggle all but one output at a frequency of 1 MHz. Greater frequencies will increase DUT heating and affect the results of the measurement.




FIGURE 1. Quiet Output Noise Voltage Waveforms

Note A. V_{OHV} and V_{OLP} are measured with respect to ground reference. **Note B.** Input pulses have the following characteristics: f=1 MHz, $t_r=3$ ns, $t_f=3$ ns, skew < 150 ps.

 Set the word generator input levels at 0V LOW and 3V HIGH for ACT devices and 0V LOW and 5V HIGH for AC devices. Verify levels with a digital volt meter.

^{**}Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH to LOW (toSHL) or LOW to HIGH (toSLH). Parameter guaranteed by design.

FACT Noise Characteristics (Continued)

VOLP/VOLV and VOHP/VOHV:

- Determine the quiet output pin that demonstrates the greatest noise levels. The worst case pin will usually be the furthest from the ground pin. Monitor the output voltages using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.
- Measure V_{OLP} and V_{OLV} on the quiet output during the HL transition. Measure V_{OHP} and V_{OHV} on the quiet output during the LH transition.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

VILD and VIHD:

• Monitor one of the switching outputs using a 50Ω coaxial cable plugged into a standard SMB type connector on the test fixture. Do not use an active FET probe.

- First increase the input LOW voltage level, V_{IL}, until the
 output begins to oscillate. Oscillation is defined as noise
 on the output LOW level that exceeds V_{IL} limits, or on
 output HIGH levels that exceed V_{IH} limits. The input
 LOW voltage level at which oscillation occurs is defined
 as V_{II} n.
- Next increase the input HIGH voltage level on the word generator, V_{IH} until the output begins to oscillate. Oscillation is defined as noise on the output LOW level that exceeds V_{IL} limits, or on output HIGH levels that exceed V_{IH} limits. The input HIGH voltage level at which oscillation occurs is defined as V_{IHD}.
- Verify that the GND reference recorded on the oscilloscope has not drifted to ensure the accuracy and repeatability of the measurements.

TL/F/10911-2







FIGURE 2. Simultaneous Switching Test Circuit

Ordering Information


The device number is used to form part of a simplified purchasing code where the package type and temperature range are defined as follows:







Physical Dimensions inches (millimeters) (Continued)



LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation 2900 Semiconductor Drive P.O. Box 58090 Santa Clara, CA 95052-8090 Tel: 1(800) 272-9959 TWX: (910) 339-9240 National Semiconductor GmbH Livry-Gargan-Str. 10 D-92256 Fürstenfeldbruck Germany Tel: (81-41) 35-0 Telex: 527649 Fax: (81-41) 35-1 National Semiconductor Japan Ltd. Sumitomo Chemical Engineering Center Bldg. 7F 1-7-1, Nakase, Mihama-K Chiba-City, Ciba Prefecture 261 Tel: (043) 299-2300 Fax: (043) 299-2500

National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fax: (852) 2736-9960 National Semiconductores Do Brazil Ltda. Rue Deputado Lacorda Franco 120-3A Sao Paulo-SP Brazil 05418-000 Tel: (55-11) 212-5066 Telex: 391-1131931 NSBR BR Fax: (55-11) 212-1181 National Semiconductor (Australia) Pty, Ltd. Building 16 Business Park Drive Monash Business Park Nottinghill, Melbourne Victoria 3168 Australia Tel: (3) 558-9999 Fax: (3) 558-9998