

FIN1049

LVDS Dual-Line Driver with Dual-Line Receiver

Features

- Greater than 400 Mbps Data Rate
- 3.3 V Power Supply Operation
- Low Power Dissipation
- Fail-Safe Protection for Open-Circuit Conditions
- Meets or Exceeds TIA/EIA-644-A LVDS Standard
- 16-pin TSSOP Package Saves Space
- Flow-Through Pinout Simplifies PCB Layout
- Enable/Disable for all Outputs
- Industrial Operating Temperature Range: -40°C to +85°C

Description

This dual driver-receiver is designed for high-speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The driver accepts LVTTTL inputs and translates them to LVDS outputs. The receiver accepts LVDS inputs and translates them to LVTTTL outputs. The LVDS levels have a typical differential output swing of 350 mV, which provides for low EMI at ultra-low power dissipation even at high frequencies. The FIN1049 can accept LVPECL inputs for translating from LVPECL to LVDS. The En and Enb inputs are AND-ed together to enable / disable the outputs. The enables are common to all four outputs. A single-line driver and single-line receiver function is also available in the FIN1019.

Ordering Information

Part Number	Operating Temperature Range	Package	Packing Method
FIN1049MTCX	-40 to +85°C	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide	Tape and Reel

Pin Configuration




Figure 1. Pin Configuration

Functional Diagram




Figure 2. Functional Diagram

Pin Definitions

Pin #	Name	Description
2, 3	R _{IN1+} , R _{IN2+}	Non-Inverting LVDS Inputs
1, 4	R _{IN1-} , R _{IN2-}	Inverting LVDS Inputs
7, 6	D _{OUT1+} , D _{OUT2+}	Non-Inverting Driver Outputs
8, 5	D _{OUT1-} , D _{OUT2-}	Inverting Driver Outputs
16, 9	EN, ENb	Driver Enable Pins for All Outputs
15, 14	R _{OUT1} , R _{OUT2}	LVTTL Output Pins for R _{OUT1} and R _{OUT2}
10, 11	D _{IN1} , D _{IN2}	LVTTL Input Pins for D _{IN1} and D _{IN2}
12	V _{CC}	Power Supply (3.3 V)
13	GND	Ground

Function Table

Inputs		Outputs (LVTTL)		Inputs (LVDS) ⁽¹⁾		Outputs (LVDS)	
EN	ENb	R _{OUT1}	R _{OUT2}	R _{INn+}	R _{INn-}	D _{OUTn+}	D _{OUTn-}
H	L	ON	ON			ON	ON
H	H	Z	Z			Z	Z
L	H	Z	Z			Z	Z
L	L	Z	Z			Z	Z
H	L	H	H	Open Current Fail-Safe Condition			

Legend:

H=HIGH Logic Level
 L=LOW Logic Level or OPEN
 X=Don't Care
 Z=High Impedance

Note:

1. Any unused receiver Inputs should be left open.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply Voltage	-0.5	+4.6	V
V _{IN}	LVDS DC Input Voltage	-0.5	+4.6	V
V _{OUT}	LVDS DC Output Voltage	-0.5	+4.6	V
I _{OSD}	Driver Short-Circuit Current (Continuous)	10		mA
T _{STG}	Storage Temperature Range	-65	+150	°C
T _J	Max Junction Temperature		+150	°C
T _L	Lead Temperature (Soldering, 10 Seconds)		+260	°C
ESD	Human Body Model, JESD22-A114		≥ 7000	V
	Machine Model, JESD22-A115		≥ 250	

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Supply Voltage	3.0	3.6	V
V _{ID}	Magnitude of Differential Voltage	100	V _{CC}	mV
T _A	Operating Temperature	-40	+85	°C

DC Electrical Characteristics

Over-supply voltage and operating temperature ranges, unless otherwise specified. All typical values are at $T_A=25^\circ\text{C}$ and with $V_{CC}=3.3\text{ V}$.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
LVDS Input DC Specifications (R_{IN1+} , R_{IN1-} , R_{IN2+} , R_{IN2-}) See Figure 3 and Table 1						
V_{TH}	Differential Input Threshold HIGH	$V_{CM}=1.2\text{ V}$, 0.05 V , 2.35 V		0	35	mV
V_{TL}	Differential Input Threshold LOW		-100	0		mV
V_{IC}	Common Mode Voltage Range	$V_{ID}=100\text{ mV}$, $V_{CC}=3.3\text{ V}$	$V_{ID}/2$		$V_{CC} - (V_{ID}/2)$	V
I_{IN}	Input Current	$V_{CC}=0\text{ V}$ or 3.6 V , $V_{IN}=0\text{ V}$ or 2.8 V			± 20	mA
CMOS/ LVTTTL Input DC Specifications (EN , ENb , D_{IN1} , D_{IN2})						
V_{IH}	Input High Voltage (LVTTTL)		2.0		V_{CC}	V
V_{IL}	Input Low Voltage (LVTTTL)		GND		0.8	V
I_{IN}	Input Current (EN , ENb , D_{IN1} , D_{IN2} , R_{INx+} , R_{INx-})	$V_{IN}=0\text{ V}$ or V_{CC}			± 20	μA
V_{IK}	Input Clamp Voltage	$V_{IK}=-18\text{ mA}$	-1.5	-0.7		V
LVDS Output DC Specifications (D_{OUT1+} , D_{OUT1-} , D_{OUT2+} , D_{OUT2-})						
V_{OD}	Output Differential Voltage	See Figure 4	250	350	450	mV
ΔV_{OD}	V_{OD} Magnitude Change from	$R_L=100\ \Omega$			35	mV
	Differential LOW-to-HIGH	Driver Enabled				
V_{OS}	Offset Voltage	See Figure 4	1.125	1.250	1.375	V
ΔV_{OS}	Offset Magnitude Change from Differential LOW-to-HIGH				25	mV
I_{OS}	Short-Circuit Output Current	$D_{OUT+}=0\text{ V}$ & $D_{OUT-}=0\text{ V}$, Driver Enabled			-9	mA
I_{OSD}		$V_{OD}=0\text{ V}$, Driver Enabled			-9	mA
I_{OFF}	Power-Off Input or Output Current	$V_{CC}=0\text{ V}$, $V_{OUT}=0\text{ V}$ or V_{CC}			± 20	mA
I_{OZD}	Disabled Output Leakage Current	Driver Disabled, $D_{OUT+}=0\text{ V}$ or V_{CC} or $D_{OUT-}=0\text{ V}$ or V_{CC}			± 10	mA
CMOS/LVTTTL Output DC Specifications (R_{OUT1} , R_{OUT2})						
V_{OH}	Output High Voltage	$I_{OH}=-2\text{ mA}$, $V_{ID}=200\text{ mV}$	2.7			V
V_{OL}	Output Low Voltage	$I_{OL}=2\text{ mA}$, $V_{ID}=200\text{ mV}$			0.25	V
I_{OZ}	Disabled Output Leakage Current	Driver Disabled, $R_{OUTn}=0\text{ V}$ or V_{CC}			± 10	mA
I_{CC}	Power Supply Current ⁽²⁾	Drivers Enabled, Any Valid Input Condition			25	mA
I_{CCZ}	Power Supply Current	Drivers Disabled			10	mA
C_{IND}	Input Capacitance	LVDS Input		3.0		pF
C_{OUT}	Output Capacitance	LVDS Output		4.0		pF
C_{INT}	Input Capacitance	LVTTTL Input		3.5		pF

Note:

- Both driver and receiver inputs are static. All LVDS outputs have $100\ \Omega$ load. None of the outputs have any lumped capacitive load.

AC Electrical Characteristics

Over-supply voltage and operating temperature ranges, unless otherwise specified. All typical values are at $T_A=25^\circ\text{C}$ and with $V_{CC}=3.3\text{ V}$.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
Switching Characteristics - LVDS Outputs						
t_{PLHD}	Differential Propagation Delay LOW-to-HIGH	See Figure 5, Figure 6			2	ns
t_{PHLD}	Differential Propagation Delay HIGH-to-LOW				2	ns
t_{TLHD}	Differential Output Rise Time (20% to 80%)		0.2		1.0	ns
t_{THLD}	Differential Output Fall Time (80% to 20%)		0.2		1.0	ns
$t_{SK(P)}$	Pulse Skew $ t_{PLH} - t_{PHL} $				0.35	ns
$t_{SK(LH)}$, $t_{SK(HL)}$	Channel-to-Channel Skew ⁽³⁾				0.35	ns
$t_{SK(PP)}$	Part-to-Part Skew ⁽⁴⁾				1	ns
t_{PZH}	Differential Output Enable Time, Z-to-HIGH	See Figure 7, Figure 8			6	ns
t_{PZL}	Differential Output Enable Time, A-to-LOW				6	ns
t_{PHZ}	Differential Output Disable Time, HIGH-to-Z				3	ns
t_{PLZ}	Differential Output Disable Time, LOW-to-Z				3	ns
f_{MAXD}	Maximum Frequency ⁽⁵⁾	See Figure 5	200			MHz
Switching Characteristics - LVTTL Outputs						
t_{PHL}	Propagation Delay HIGH-to-LOW	Measured from 20% to 80% Signal	0.5	1.0	3.5	ns
t_{PLH}	Propagation Delay LOW-to-HIGH	$V_{ID}=200\text{ mV}$	0.5	1.0	3.5	ns
t_{SK1}	Pulse Skew	Distributed Load	0	35	400	ps
t_{SK2}	Channel-to-Channel Skew	$C_L=15\text{ pF}$ and $50\ \Omega$	0	50	500	ps
t_{SK3}	Part-to-Part Skew	$R_L=1\text{ k}\Omega$	0		1	ns
t_{LHR}	Transition Time LOW-to-HIGH	$V_{OS}=1.2\text{ V}$	0.10	0.25	1.40	ns
t_{HLR}	Transition Time HIGH-to-LOW	See Figure 9, Figure 10	0.10	0.18	1.40	ns
t_{PHZ}	Disable Time HIGH-to-Z	See Figure 11, Figure 12	2.2	4.5	8.0	ns
t_{PLZ}	Disable Time LOW-to-Z		1.3	3.5	8.0	ns
t_{PZH}	Enable Time Z-to-HIGH		1.8	3.0	7.0	ns
t_{PZL}	Enable Time Z-to-LOW		0.9	1.4	7.0	ns
f_{MAXT}	Maximum Frequency ⁽⁶⁾	See Figure 9	200			MHz

Notes:

- $t_{SK(LH)}$, $t_{SK(HL)}$ is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction.
- $t_{SK(PP)}$ is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits.
- f_{MAXD} generator input conditions: $t_r=t_f < 1\text{ ns}$ (10% to 90%), 50% duty cycle, 0 V to 3 V. Output criteria: duty cycle=45% / 55%, $V_{OD} > 250\text{ mV}$, all channels switch.
- f_{MAXT} generator input conditions: $t_r=t_f < 1\text{ ns}$ (10% to 90%), 50% duty cycle, $V_{ID}=200\text{ mV}$, $V_{CM}=1.2\text{ V}$. Output criteria: duty cycle=45% / 55%, $V_{OH} > 2.7\text{ V}$. $V_{OL} < 0.25\text{ V}$, all channels switching.

Required Specifications and Test Diagrams

Notes:

7. Electrostatic Discharge Capability: Human Body Model and Machine Model ESD should be measured using MIL-STD-883C method 3015.7 standard.
8. Latch-up immunity should be tested to the EIA/JEDEC Standard Number 78 (EIA/JESD78).




Figure 3. Differential Receiver Voltage Definitions Test Circuit

Note:

9. $C_L=15$ pF, includes all probe and jig capacitances.

Table 1. Receiver Minimum and Maximum Input Threshold Test Voltages

Applied Voltages (V)		Resulting Differential Input Voltage (mV)	Resulting Common Mode Input Voltage (V)
V_{IA}	V_{IB}	V_{ID}	V_{IC}
1.25	1.15	100	1.2
1.15	1.25	-100	1.2
V_{CC}	$V_{CC} - 0.1$	100	$V_{CC} - 0.05$
$V_{CC} - 0.1$	V_{CC}	-100	$V_{CC} - 0.05$
0.1	0.0	100	0.05
0.0	0.1	-100	0.05
1.75	0.65	1100	1.2
0.65	1.75	-1100	1.2
V_{CC}	$V_{CC} - 1.1$	1100	$V_{CC} - 0.55$
$V_{CC} - 1.1$	V_{CC}	-1100	$V_{CC} - 0.55$
1.1	0.0	1100	0.55
0.0	1.1	-1100	0.55




Figure 4. LVDS Output Circuit for DC Test

Note:

10. $R_L=100 \Omega$.

Required Specifications and Test Diagrams (Continued)




Figure 5. LVDS Output Propagation Delay and Transition Time Test Circuit

Notes:

- 11. A: $R_L=100\ \Omega$.
- 12. B: $Z_0=50\ \Omega$ and $C_T=15\ \text{pF}$ distributed.




Figure 6. LVTTTL Input to LVDS Output AC Waveform

Required Specifications and Test Diagrams (Continued)




Figure 7. LVDS Output Enable / Disable Delay Test Circuit

Notes:

- 13. A: $R_L=100\ \Omega$.
- 14. B: $Z_0=50\ \Omega$ and $C_T=15\ \text{pF}$ distributed.
- 15. $R_1=1000\ \Omega$, $R_S=950\ \Omega$.
- 16. $V_{TST}=2.4\ \text{V}$.




Figure 8. LVDS Output Enable / Disable Timing Waveforms

Required Specifications and Test Diagrams (Continued)




Figure 9. LVTTTL Output Propagation Delay and Transition Time Test Circuit

Notes:

- 17. A: $Z_0=50\ \Omega$ and $C_T=15\ \text{pF}$ distributed.
- 18. $R_L=100\ \Omega$ and $R_S=950\ \Omega$.




Figure 10. LVDS Input to LVTTTL Output Propagation Delay and Transition Time Waveforms

Required Specifications and Test Diagrams (Continued)




Figure 11. LVTTTL Output Enable / Disable Test Circuit

Notes:

- 19. A: $Z_0=50\ \Omega$ and $C_T=15\ \text{pF}$ distributed.
- 20. $R_L=100\ \Omega$, $R_1=1000\ \Omega$, and $R_S=950\ \Omega$.





Figure 12. LVTTTL Output Enable / Disable Timing Waveforms

Physical Dimensions



NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB,
- B. DIMENSIONS ARE IN MILLIMETERS
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS
- D. DIMENSIONING AND TOLERANCES PER ANSI Y14.5M, 1994
- E. DRAWING FILE NAME: MTC16REV4
- F. LAND PATTERN RECOMMENDATION PER IPC7351 - ID# TSOP65P640X110-16N

MTC16rev4

Figure 13.16-Lead, Thin-Shrink Small-Outline Package (TSSOP), JEDEC MO-153, 4.4 mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.






Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

<http://www.fairchildsemi.com/packaging/>



TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™	FPS™		Sync-Lock™
AccuPower™	F-PFS™		
AX-CAP®*	FRFET®	PowerTrench®	TinyBoost™
BitSiC™	Global Power Resource™	PowerXS™	TinyBuck™
Build it Now™	GreenBridge™	Programmable Active Droop™	TinyCalc™
CorePLUS™	Green FPS™	QFET®	TinyLogic®
CorePOWER™	Green FPS™ e-Series™	QS™	TINYOPTO™
CROSSVOLT™	Gmax™	Quiet Series™	TinyPower™
CTL™	GTO™	RapidConfigure™	TinyPWM™
Current Transfer Logic™	IntelliMAX™		TinyWire™
DEUXPEED®	ISOPLANAR™	Saving our world, 1mW/W/kW at a time™	TranSiC™
Dual Cool™	Making Small Speakers Sound Louder and Better™	SignalWise™	TriFault Detect™
EcoSPARK®	MegaBuck™	SmartMax™	TRUECURRENT®*
EfficientMax™	MICROCOUPLER™	SMART START™	µSerDes™
ESBC™	MicroFET™	Solutions for Your Success™	
	MicroPak™	SPM®	UHC®
Fairchild®	MicroPak2™	STEALTH™	Ultra FRFET™
Fairchild Semiconductor®	MillerDrive™	SuperFET®	UniFET™
FACT Quiet Series™	MotionMax™	SuperSOT™-3	VCX™
FACT®	mWSaver™	SuperSOT™-6	VisualMax™
FAST®	OptoHiT™	SuperSOT™-8	VoltagePlus™
FastvCore™	OPTOLOGIC®	SupreMOS®	XS™
FETBench™	OPTOPLANAR®	SyncFET™	

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I64