

3257

64 × 5 × 7 CHARACTER GENERATOR

C21630

GENERAL DESCRIPTION — The 3257 is a Character Generator designed to display 64 characters in a 5 × 7 font. An on chip column select counter sequences through the five columns of each character. The seven output buffers will each drive one TTL/DTL load directly at a 1 MHz input address rate making the 3257 an ideal device for vertical scan displays. The chip enable allows wired-OR capability if more than 64 characters are required.

- PROGRAMMABLE WITH A CUSTOM CHARACTER FONT
- STANDARD PRODUCT ASCII ENCODED
- DIRECT INTERFACING WITH TTL/DTL
- WIRED - OR CAPABILITY

ABSOLUTE MAXIMUM RATINGS


Storage Temperature
Operating Temperature
Voltage on any Pin Relative to V_{SS}

-65°C to +150°C
0°C to +70°C
-20 V to +0.3 V

APPLICATIONS:


CRT Displays
Billboard Displays
LED Matrix Displays

LOGIC SYMBOL




V_{SS} = Pin 24
V_{GG} = Pin 23
V_{DD} = Pin 12

BLOCK DIAGRAM



CONNECTION DIAGRAM
DIP (TOP VIEW)



NC = No Connection
A₁₁ = Address Inputs

FUNCTIONAL DESCRIPTION — A Reset pulse ($\sim GND$) is required to set the counter to the last state. A 16 bit binary word presented to the character address inputs is decoded to select 1 of 64 characters in the memory. Information representing the first column of the character is available the next clock time after Reset returns HIGH ($\sim VSS$). The remaining four columns are sequentially addressed by the next four states of the counter. The last state of the counter clamps the outputs HIGH ($\sim VSS$) to provide 1 or 2 space blanking between characters. Sound Control $\sim VSS \rightarrow MOD\ 7$, Count Control $\sim GND \rightarrow MOD\ 6$. When the last state (16th or 7th) of the counter is reached, the Counter Outputs goes HIGH ($\sim VSS$). When Chip Enable goes HIGH ($\sim VGG$), the chip is activated while a LOW ($\sim GND$) at this node holds the outputs to allow common output bussing. A LOW ($\sim GND$) on the Blanking input pulls the outputs HIGH ($\sim VSS$), providing blanking independent of the counter state or the character address.

DC CHARACTERISTICS: $VSS = +5\text{ V} \pm 5\%$, $VGG = -12\text{ V} \pm 5\%$, $VDD = 0\text{ V}$, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$

SYMBOL	PARAMETER	MIN	MAX	UNITS	CONDITIONS
VIH	Input HIGH Voltage	$VSS - 1$	VSS	V	Note 1
VIL	Input LOW Voltage	VGG	0.8	V	Note 1
VOH	Output HIGH Voltage	$VSS - 0.5$	VSS	V	$I_{OH} = 10\ \mu\text{A}$
		2.4	VSS	V	$I_{OH} = 0.5\ \text{mA}$
VOL	Output LOW Voltage	0	0.4	V	$I_{OL} = 1.6\ \text{mA}$
I_{IN}	Input Leakage Current	-1.0	μA	$VSS = 0\text{ V}, VIN = 18\text{ V}$, Note 1	
I_{OUT}	Output Leakage Current	1.0	μA	$VSS = 0\text{ V}, VOUT = 6\text{ V}$, Note 2	
ISS	VSS Current	40	nA	$VSS = 25\text{ V}, VGG = 12.6\text{ V}$	
PD	Power Dissipation	715	mW	Outputs Open	


AC CHARACTERISTICS: $VSS = +5\text{ V} \pm 0.25\text{ V}$, $VGG = -12\text{ V} \pm 0.6\text{ V}$, $VDD = 0\text{ V}$, $C_L = 10\text{ pF}$, $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$

SYMBOL	PARAMETER	MIN	MAX	UNITS	CONDITIONS
f	Clock Frequency	DC	1.0	MHz	
t_{PWL}	Clock Pulse Width LOW	500	ns		
t_r, t_f	Clock Rise & Fall Time (10%-90%)		2.0	ns	
t_{RPW}	Reset Pulse Width	500	ns		
t_{RS}	Reset to Clock Set Up Time	100	ns		
t_A	Character Address to Output Access Time		1000	ns	Notes 4 & 5
t_{CO}	Clock to Output Access Time	1000	ns		Notes 4 & 5
t_{RO}	Reset to Output Time Delay	600	ns		Notes 4 & 5
t_{BO}	Blanking to Output Time Delay	1000	ns		Notes 4 & 5
t_{CC}	Clock to Counter Output Time Delay	500	ns		Notes 4 & 5
t_{RC}	Reset to Counter Output Time Delay	500	ns		Notes 4 & 5
t_{OE}	Output Enable Delay Time	600	ns		Notes 4 & 5
t_{OD}	Output Disable Delay Time	600	ns		Notes 4 & 5 $f = 1.0\ \text{MHz}, 0\text{ V Bias}$
C_{IN}	Input Capacitance		1.0	pF	Note 1


NOTES:

1. Inputs include Addresses, Count Control, Clock and Reset.
2. Chip Enable = LOW.
3. $ISS = -VGG$ (VGG Supply Current).
4. AC Output LOW level is defined as 0.4 V @ 1.6 mA, current sinking (i.e., 1 TTL load).
5. AC Output HIGH level is defined as 2.4 V @ -40 μA , current sourcing (i.e., 1 TTL load).

TIMING DIAGRAM




INTERFACING



Note: Directly compatible at outputs with TTL/DTL. Inputs directly compatible with DTL. When being driven by TTL, no pullup resistor needed if TTL output swings to $(V_{SS} - 1)$ volts.

TYPICAL FUNCTIONAL TIMING DIAGRAM



COUNTER STATE	T ₁	T ₂	T ₃	T ₄	T ₅	T ₆	T ₇
DISPLAY	00000000	00000000	00000000	00000000	00000000	00000000	00000000
	00000000	00000000	00000000	00000000	00000000	00000000	00000000
	00000000	00000000	00000000	00000000	00000000	00000000	00000000
	00000000	00000000	00000000	00000000	00000000	00000000	00000000
	00000000	00000000	00000000	00000000	00000000	00000000	00000000
	00000000	00000000	00000000	00000000	00000000	00000000	00000000
	00000000	00000000	00000000	00000000	00000000	00000000	00000000
	00000000	00000000	00000000	00000000	00000000	00000000	00000000

NOTES:

6. Last two counter states (count mode control = HIGH = MOD 7) provide blanking.
7. Counter is Reset to the last state.

3257A – STANDARD ASCII CHARACTER FONT
 COUNT MODE CONTROL = GND → MOD 6

A ₀	0	1	0	1	0	1	0	1
A ₁	0	0	1	1	0	0	1	1
A ₂	0	0	0	0	1	1	1	1

A₅ A₄ A₃

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0


1 0 1

1 1 0


1 1 1

T₁ T₃ T₅
 | | |
 T₂ T₄ T₆

O₁
 O₂
 O₃
 O₄
 O₅
 O₆
 O₇



TYPICAL VERTICAL RASTER SCAN APPLICATION



NOTE:

Horizontal and vertical are referred to as in a standard TV type raster.
16 characters per line, 32 character lines in system.
Each character 10 raster lines wide.

CUSTOM FONT ORDERING INFORMATION

Additional patterns may be made available upon request. The 3257 is programmed on IBM cards or IBM forms in the coding format shown below:

A logic "1" = A more positive voltage nominally +5 V
A logic "0" = A more negative voltage nominally 0 V
The character "dots" are defined as logic "0".

- 6, 7, 8, 9, 10, 11
- 22, 23, 24, 25, 26, 27, 28
- 30, 31, 32, 33, 34, 35, 36
- 38, 39, 40, 41, 42, 43, 44
- 46, 47, 48, 49, 50, 51, 52
- 54, 55, 56, 57, 58, 59, 60
- 73, 74, 75, 76, 77, 78, 79, 80

- Character address input code. The most significant bit (IAS) is in column 11.
- The first column of the character addressed. The most significant bit (I07) is in Column 28.
- The next column of the character addressed. The most significant bit (I07) is in Column 36.
- The next column of the character addressed. The most significant bit (I07) is in Column 52.
- The last column of the character addressed. The most significant bit (I07) is in Column 60.
- Coding these columns is not essential and may be used for card identification purpose.