

3257

64 × 5 × 7 CHARACTER GENERATOR

02/630

GENERAL DESCRIPTION — The 3257 is a Character Generator designed to display 64 characters in a 5 × 7 font. An on chip column select counter sequences through the five columns of each character. The seven output buffers will each drive one TTL/DTL load directly at a 1 MHz input address rate making the 3257 an ideal device for vertical scan displays. The chip enable allows wired-OR capability if more than 64 characters are required.

- PROGRAMMABLE WITH A CUSTOM CHARACTER FONT
- STANDARD PRODUCT ASCII ENCODED
- DIRECT INTERFACING WITH TTL/DTL
- WIRED - OR CAPABILITY


ABSOLUTE MAXIMUM RATINGS

Storage Temperature	-65°C to +150°C
Operating Temperature	0°C to +70°C
Voltage on any Pin Relative to V _{SS}	-20 V to +0.3 V

APPLICATIONS:


CRT Displays
Billboard Displays
LED Matrix Displays

LOGIC SYMBOL




V_{SS} = Pin 24
V_{GG} = Pin 23
V_{DD} = Pin 12

BLOCK DIAGRAM



CONNECTION DIAGRAM DIP (TOP VIEW)



NC = No Connection
A_n = Address Inputs

FUNCTIONAL DESCRIPTION — A Reset pulse ($\sim$ GND) is required to set the counter to the last state. A character binary word presented to the character address inputs is decoded to select 1 of 64 characters in the memory. Information, representing the 1st column of the character is available the next clock time after Reset returns HIGH ($\sim$ V_{SS}). The remaining four columns are sequentially selected by the next four states of the counter. The last state of the counter clamps the outputs HIGH ($\sim$ V_{SS}) to provide 1 or 2 space blanking before a character. Count Control $\sim$ V_{SS} = MOD 7, Count Control $\sim$ GND = MOD 6). When the last state 16th or 7th of the counter is reached, the Counter Output goes HIGH ($\sim$ V_{SS}). When Chip Enable goes HIGH ($\sim$ V_{SS}), the chip is activated while a LOW ($\sim$ GND) at this location pulls the output to allow common output bussing. A LOW ($\sim$ GND) on the Blanking input pulls the outputs HIGH ($\sim$ V_{SS}), providing blanking independent of the counter state or the character address.

DC CHARACTERISTICS: V_{SS} = +5 V $\pm$ 5%, V_{GG} = -12 V $\pm$ 5%, V_{DD} = 0 V, T_A = 0°C to +70°C

SYMBOL	PARAMETER	MIN	MAX	UNITS	CONDITIONS
V _{IH}	Input HIGH Voltage	V _{SS} - 1	V _{SS}	V	Note 1
V _{IL}	Input LOW Voltage	V _{GG}	0.8	V	Note 1
V _{OH}	Output HIGH Voltage	V _{SS} - 0.5	V _{SS}	V	I _{OH} = 10 μ A
		2.4	V _{SS}	V	I _{OH} = 0.5 mA
V _{OL}	Output LOW Voltage	0	0.4	V	I _{OL} = 1.6 mA
I _{IN}	Input Leakage Current	-1.0		μ A	V _{SS} = 0 V, V _{IH} = 18 V, Note 1
I _{OUT}	Output Leakage Current	1.0		μ A	V _{SS} = 0 V, V _{OUT} = 6 V, Note 2
I _{SS}	V _{SS} Current		40	mA	V _{SS} = 5.25 V, V _{GG} = -12.6 V
P _D	Power Dissipation		715	mW	Outputs Open

3


AC CHARACTERISTICS: V_{SS} = +5 V $\pm$ 0.25 V, V_{GG} = -12 V $\pm$ 0.6 V, V_{DD} = 0 V, C_L = 10 pF, T_A = 0°C to +70°C

SYMBOL	PARAMETER	MIN	MAX	UNITS	CONDITIONS
f	Clock Frequency	DC	1.0	MHz	
t _{PWL}	Clock Pulse Width LOW	500		ns	
t _{r, f}	Clock Rise & Fall Time (10%-90%)		2.0	μ s	
t _{RPW}	Reset Pulse Width	500		ns	
t _{RS}	Reset to Clock Set Up Time	100		ns	
t _{OA}	Character Address to Output Access Time		1000	ns	Notes 4 & 5
t _{CO}	Clock to Output Access Time		1000	ns	Notes 4 & 5
t _{RO}	Reset to Output Time Delay		600	ns	Notes 4 & 5
t _{BO}	Blanking to Output Time Delay		1000	ns	Notes 4 & 5
t _{CC}	Clock to Counter Output Time Delay		500	ns	Notes 4 & 5
t _{RC}	Reset to Counter Output Time Delay		500	ns	Notes 4 & 5
t _{OE}	Output Enable Delay Time		600	ns	Notes 4 & 5
t _{OD}	Output Disable Delay Time		600	ns	Notes 4 & 5
C _{IN}	Input Capacitance		1.0	pF	f = 1.0 MHz, 0 V Bias


NOTES:

1. Inputs include Addresses, Count Control, Clock and Reset.
2. Chip Enable = LOW.
3. I_{SS} = -I_{GG} (V_{GG} Supply Current).
4. AC Output LOW level is defined as 0.4 V @ 1.6 mA, current sinking (i.e., 1 TTL load).
5. AC Output HIGH level is defined as 2.4 V @ -40 μ A, current sourcing (i.e., 1 TTL load).

TIMING DIAGRAM





INTERFACING



Note: Directly compatible at outputs with TTL/DTL. Inputs directly compatible with DTL. When being driven by TTL, no pullup resistor needed if TTL output swings to ($V_{SS} + 1$) volts.

TYPICAL FUNCTIONAL TIMING DIAGRAM




NOTES:

6. Last two counter states (count mode control = HIGH $\Rightarrow$ MOD 7) provide blanking.
7. Counter is Reset to the last state.


3257A — STANDARD ASCII CHARACTER FONT

COUNT MODE CONTROL : GND → MOD 6

A ₀	0	1	0	1	0	1	0	1
A ₁	0	0	1	1	0	0	1	1
A ₂	0	0	0	0	1	1	1	1



TYPICAL VERTICAL RASTER SCAN APPLICATION



NOTE:

Horizontal and vertical are referred to as in a standard TV type raster
16 characters per line, 32 character lines in system.
Each character 10 raster lines wide.

CUSTOM FONT ORDERING INFORMATION

Additional patterns may be made available upon request. The 3257 is programmed on IBM cards or IBM forms in the coding format shown below:

A logic "1" = A more positive voltage nominally +5 V
A logic "0" = A more negative voltage nominally 0 V
The character "dots" are defined as logic "0"

6, 7, 8, 9, 10, 11

22, 23, 24, 25, 26, 27, 28

30, 31, 32, 33, 34, 35, 36

38, 39, 40, 41, 42, 43, 44

46, 47, 48, 49, 50, 51, 52

54, 55, 56, 57, 58, 59, 60

73, 74, 75, 76, 77, 78, 79, 80

Character address input code. The most significant bit (A5) is in column 11.

The first column of the character addressed. The most significant bit (O7) is in Column 28.

The next column of the character addressed. The most significant bit (O7) is in Column 36.

The next column of the character addressed. The most significant bit (O7) is in Column 44.

The next column of the character addressed. The most significant bit (O7) is in Column 52.

The last column of the character addressed. The most significant bit (O7) is in Column 60.

Coding these columns is not essential and may be used for card identification purpose.