



April 2015

FSA2275 — DPDT (0.5 Ω) HiFi Audio Switch w/ Negative Swing

Features

- V_{DD} Operating Range: 2.5 to 5.5 V
- External Capacitor Connection for Pop and Click Noise Suppression
- Power-Off Protection on Common Ports
- $R_{ON} = 0.5 \Omega$ (Typ.) at 2.5 V V_{DD}
- THD+N = -105 dB; 2 V_{RMS} , 20 k Ω Load; $f = 1$ kHz
- $X_{TALK} = -134$ dB at 1 V_{RMS} , 50 Ω Load; $f = 1$ kHz
- Off Isolation = -103 dB at 1 V_{RMS} , 50 Ω Load; $f = 1$ kHz
- 12-Lead UMLP 1.8 mm x 1.8 mm

Applications

- Mobile Phone, Tablet, Notebook PC, Media Player
- Docking Station, TV, Set-Top Box, LCD Monitor

Description

The FSA2275 is a high-performance, Double-Pole Double-Throw (DPDT) analog switch with negative swing audio capability. The FSA2275 features ultra-low audio R_{ON} of 0.5 Ω (typical) at 2.5 V V_{CC} . The FSA2275 operates over a V_{CC} range of 2.5 V to 5.5 V, is fabricated with sub-micron CMOS technology to achieve fast switching speeds, and is designed for break-before-make operation. To minimize pop and click during operation, the turn on ramp time is selectable using an external capacitor (C_{EXT}).

The FSA2275 features THD+N specifications that target a Hi-Fidelity audio quality into both 32 Ω headphones and line out type loads (>600 Ω).




Figure 1. Application Block Diagram

Ordering Information

Part Number	Top Mark	Package Description
FSA2275UMX	NJ	12-Lead, UMLP, Quad, JEDEC MO252, 1.8 mm x1.8 mm

Pin Configuration




Figure 2. Pin Assignment (Top Through View)




Figure 3. Pin Assignment (Bottom View)

Pin Descriptions

Pin	Name	Description
1	VDD	Power Supply (2.5 to 5.5 V)
2	C_EXT	Slow Turn On External Capacitor
3	GND	Ground
4	LSPKR	Audio L _{SPPKR} Common I/O Port
5	RSPKR	Audio R _{SPPKR} Common I/O Port
6	SEL	Select Pin
7	MUTE	Mute Enable - Active High
8	GND	Ground
9	R2	Audio – Right Channel Source2 I/O Port
10	R1	Audio – Right Channel Source1 I/O Port
11	L2	Audio – Left Channel Source2 I/O Port
12	L1	Audio – Left Channel Source1 I/O Port

Truth Table

Mute	SEL	Function	Resistor Terminations
0	0	$L1 = L_{SPKR}$; $R1 = R_{SPKR}$	$R_{SHUNT(s)}$ connect to L2/R2
0	1	$L2 = L_{SPKR}$; $R2 = R_{SPKR}$	$R_{SHUNT(s)}$ connect to L1/R1
1	0	$L1 \neq L_{SPKR}$; $L2 \neq L_{SPKR}$; $R1 \neq R_{SPKR}$; $R2 \neq R_{SPKR}$ (All Paths Hi-Z)	$R_{SHUNT(s)}$ OPEN
1	1	$L1 \neq L_{SPKR}$; $L2 \neq L_{SPKR}$; $R1 \neq R_{SPKR}$; $R2 \neq R_{SPKR}$ (All Paths Hi-Z)	$R_{SHUNT(s)}$ OPEN

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
V_{DD}	Supply/Control Voltage		-0.3	6.0	V
V_{CNTRL}	Control Input Voltage	SEL, MUTE	-0.3	6.0	V
V_{SW}	DC Switch I/O Voltage	L1, L2, R1, R2, L_{SPKR} , R_{SPKR}	-3.5	3.5	V
I_{IK}	ESD Input Diode Current			-50	mA
I_{SW}	Switch I/O Current			700	mA
ESD	Human Body Model, ANSI/ESDA/ JEDEC JS-001-2012	All Pins	5		kV
	Charged Device Model, JEDEC: JESD22-C101		2		
	IEC 61000-4-2 System	Contact	8		
		Air Gap	15		
T_A	Absolute Maximum Operating Temperature		-40	+85	$^{\circ}\text{C}$
T_{STG}	Storage Temperature		-65	+150	$^{\circ}\text{C}$

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter		Min.	Typ.	Max.	Unit
V_{DD}	Supply Voltage		2.5	3.3	5.5	V
V_{SW}	DC Switch I/O Voltage	L1, L2, R1, R2, L_{SPKR} , R_{SPKR}	-3.0		3.0	V
V_{CNTRL}	Control Input Voltage	SEL, MUTE	0	3.6	V_{DD}	V
I_{SW}	DC Switch I/O Current			100		mA
T_A	Ambient Operating Temperature		-40	25	+85	$^{\circ}\text{C}$

DC Characteristics

$V_{DD} = 2.5 \text{ V to } 5.5 \text{ V}$, $V_{DD} (\text{Typ.}) = 3.3 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$, and $T_A (\text{Typ.}) = 25^\circ\text{C}$, unless otherwise specified.⁽¹⁾

Symbol	Parameter	Condition	$V_{DD} \text{ (V)}$	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$			Unit
				Min.	Typ.	Max.	
V_{IH}	V_{CNTRL} Pin Input High Voltage (SEL, MUTE)	$C_{EXT} = \text{FLOAT}$		1.6		V_{DD}	V
V_{IL}	V_{CNTRL} Pin Input Low Voltage (SEL, MUTE)	$C_{EXT} = \text{FLOAT}$		0		0.4	V
I_{ON}	Switch-to-GND ON Leakage Current	$L1, R1, L2, R2 = -3 \text{ V to } 3 \text{ V}$, $L_{SPKR}, R_{SPKR} = \text{Float}$ ($I_{SW} = 0 \text{ mA}$) $\text{MUTE} = \text{LOW}$, $\text{SEL} = 0 \text{ or } V_{DD}$ $C_{EXT} = \text{FLOAT}$, Figure 6	2.5 to 5.5	-1.0	0.1	1.0	μA
I_{NO_MUTE}	Switch-to-GND OFF Leakage Current (when Muted)	$L1, R1, L2, R2 = -3 \text{ V to } 3 \text{ V}$, $L_{SPKR}, R_{SPKR} = \text{Float}$ ($I_{SW} = 0 \text{ mA}$) $\text{MUTE} = \text{HIGH}$, $\text{SEL} = 0 \text{ or } V_{DD}$ $C_{EXT} = \text{FLOAT}$, Figure 5	2.5 to 5.5	-1.0	0.1	1.0	μA
I_{OFF}	Input Leakage Current ⁽²⁾	$L1, R1, L2, R2 = -3 \text{ V to } 3 \text{ V}$, $L_{SPKR}, R_{SPKR} = \text{Float}$ ($I_{SW} = 0 \text{ mA}$) $\text{MUTE} = \text{LOW}$, $\text{SEL} = 0 \text{ or } V_{DD}$, $C_{EXT} = \text{FLOAT}$	0	-1.0	0.1	1.0	μA
I_{IN}	Control Input Leakage Current ⁽³⁾ (SEL, MUTE)	$L1, R1, L2, R2 = -3 \text{ V to } 3 \text{ V}$, $L_{SPKR}, R_{SPKR} = \text{Float}$ ($I_{SW} = 0 \text{ mA}$), $C_{EXT} = \text{FLOAT}$	2.5 to 5.5	-0.5	0.1	0.5	μA
I_{DD}	V_{DD} Supply Current	$\text{MUTE} = \text{LOW}$, $\text{SEL} = 0 \text{ or } V_{DD}$, $C_{EXT} = \text{FLOAT}$	5.5		7	18	μA
I_{DDZ}	V_{DD} Hi-Z Supply Current	$\text{MUTE} = \text{HIGH}$, $\text{SEL} = 0 \text{ or } V_{DD}$, $C_{EXT} = \text{FLOAT}$	5.5			1	μA
I_{DDT}	Increase in I_{DD} per Control Voltage	$\text{MUTE} = \text{LOW}$, $\text{SEL} = 0 \text{ or } 1.8 \text{ V}$ $\text{SEL} = \text{LOW}$, $\text{MUTE} = 0 \text{ or } 1.8 \text{ V}$ $C_{EXT} = \text{FLOAT}$	5.5			15	μA
R_{ON}	Switch On Resistance	$I_{SW} = 100 \text{ mA}$, $V_{SW} = -3 \text{ V to } 3 \text{ V}$ $C_{EXT} = \text{FLOAT}$, Figure 4	2.5 to 5.5		0.5	1.0	Ω
ΔR_{ON}	On Resistance Matching, Channel to Channel	$I_{SW} = 100 \text{ mA}$, $V_{SW} = -3 \text{ V to } 3 \text{ V}$ $C_{EXT} = \text{FLOAT}$	2.5 to 5.5		65		$\text{m}\Omega$
R_{FLAT}	On Resistance Flatness	$I_{SW} = 100 \text{ mA}$, $V_{SW} = -3 \text{ V to } 3 \text{ V}$ $C_{EXT} = \text{FLOAT}$	2.5 to 5.5		1	8	$\text{m}\Omega$
R_{SHUNT}	Click and Pop Resistance ($L1, L2, R1, R2, L_{SPKR}, R_{SPKR}$)	$V_{LX_RX} = 3.0 \text{ V}$, $\text{MUTE} = 0$, $\text{SEL} = 0 \text{ or } V_{DD}$, $C_{EXT} = \text{FLOAT}$		6	10	14	$\text{k}\Omega$

Notes:

- Limits over the recommended temperature operating range ($T_A = -40^\circ\text{C to } +85^\circ\text{C}$) are correlated by statistical quality.
- Only valid for $V_{SW} > 0 \text{ V}$.
- $V_{MUTE} \leq V_{DD} + 0.3$ otherwise additional input leakage current may flow.

AC Characteristics

$V_{DD} = 2.5 \text{ V to } 5.5 \text{ V}$, $V_{DD} (\text{Typ.}) = 3.3 \text{ V}$. $T_A = -40^\circ\text{C to } 85^\circ\text{C}$. $T_A (\text{Typ.}) = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Condition	V_{DD} (V)	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$			Unit
				Min.	Typ.	Max.	
$t_{\text{MUTE_ON}}$	Enable Time (MUTE to Output)	L1 = R1 = L2 = R2 = 1.5 V, L _{SPKR} , R _{SPKR} = 50 Ω to GND, SEL = 0 or V_{DD} ; See Figure 7 and Figure 8	2.5, 3.3, 5.5		0.4		ms
					100		
$t_{\text{ON_MUTE}}$	Disable Time (MUTE to Output)	L1 = R1 = L2 = R2 = 1.5 V, L _{SPKR} , R _{SPKR} = 50 Ω to GND, SEL = 0 or V_{DD} ; See Figure 7 and Figure 8	2.5, 3.3, 5.5		20		μs
					20		
$t_{\text{ON_SEL}}$	Turn On Time (SEL to Output)	L1 (L2) = R1 (R2) = 1.5 V, L2 (L1) = R2 (R1) = 0 V L _{SPKR} , R _{SPKR} = 50 Ω to GND, SEL = 0 or V_{DD} ; MUTE = 0 See Figure 7 and Figure 8	2.5, 3.3, 5.5		0.4		ms
					100		
$t_{\text{OFF_SEL}}$	Turn On Time (SEL to Output)	L1 (L2) = R1 (R2) = 1.5 V, L2 (L1) = R2 (R1) = 0 V L _{SPKR} , R _{SPKR} = 50 Ω to GND, SEL = 0 or V_{DD} ; MUTE = 0 See Figure 7 and Figure 8	2.5, 3.3, 5.5		20		μs
					20		
t_{BBM}	Break Before Make Time (SEL to Output)	L1 (L2) = R1 (R2) = 1.5 V, L _{SPKR} , R _{SPKR} = 50 Ω to GND, SEL = 0 or V_{DD} ; C_EXT = FLOAT, MUTE = 0 V; See Figure 7 and Figure 9	3.3		400		μs
dV/dt_{PCS}	Pop n Click Suppression Output Voltage Ramp Rate	L1 = L2 = +60 mV, R1 = R2 = -60 mV, L _{SPKR} , R _{SPKR} = 50 Ω to GND, SEL = 0 or V_{DD} ; C_EXT = 0.1 μF , MUTE = HL Transition	3.3		4.6		V/s
O_{IRR}	Off Isolation	f = 1 kHz, R _L = 50 Ω , C _L = 0 pF, MUTE = 0 $V_{\text{SW}} = 1 V_{\text{RMS}}$ Figure 11	3.3		-103		dB
		f = 1 MHz, R _L = 50 Ω , C _L = 0 pF, MUTE = 0 $V_{\text{SW}} = 1 V_{\text{RMS}}$ Figure 11			-92		
O_{IRRM}	Off Isolation-Muted	f = 1 kHz, R _L = 50 Ω , C _L = 0 pF, MUTE = V_{DD} ; $V_{\text{SW}} = 1 V_{\text{RMS}}$ Figure 11	3.3		-108		dB
		f = 1 MHz, R _L = 50 Ω , C _L = 0 pF, MUTE = V_{DD} ; $V_{\text{SW}} = 1 V_{\text{RMS}}$ Figure 11			-99		
X_{TALK}	Cross Talk (Adjacent)	f = 1 kHz, R _L = 50 Ω , $V_{\text{SW}} = 1 V_{\text{RMS}}$ Figure 12	3.3		-134		dB
BW	-3 dB Bandwidth	R _L = 50 Ω Figure 10	3.3		230		MHz
PSRR	Power Supply Rejection Ratio	$V_{\text{PRSS}} = V_{DD} + 100 \text{ mV}_{\text{RMS}}$ R _L = 20 k Ω or 32 Ω (at L _{SPKR} , R _{SPKR}), MUTE = 0 or V_{DD} $V_{\text{SW}} = \text{GND or Float}$	3.3		-111		dB
		f = 217 Hz					
		f = 1 kHz			-103		
THD+N	Total Harmonic Distortion + Noise	R _L = 20 k Ω , f = 1 kHz, $V_{\text{SW}} = 2 V_{\text{RMS}}$ Non-A-weighted, Figure 15	3.3		0.0006		%
					-105		dB
		R _L = 600 Ω , f = 1 kHz, $V_{\text{SW}} = 2 V_{\text{RMS}}$ Non-A- weighted, Figure 15	3.3		.0006		%
					-105		dB
		R _L = 32 Ω , f = 1 kHz, $V_{\text{SW}} = 0.707 V_{\text{RMS}}$ (2 $V_{\text{pk-pk}}$) Non-A-weighted, Figure 15	3.3		0.0009		%
					-101		dB

Capacitance

Unless otherwise stated, $V_{DD} = 2.5 \text{ V to } 5.5 \text{ V}$, $V_{DD} (\text{Typ.}) = 3.3 \text{ V}$, $T_A = -40^\circ\text{C to } 85^\circ\text{C}$, and $T_A (\text{Typ.}) = 25^\circ\text{C}$.⁽⁴⁾

Symbol	Parameter	Condition	$V_{CC} \text{ (V)}$	$T_A = -40^\circ\text{C to } +85^\circ\text{C}$			Unit
				Min.	Typ.	Max.	
C_{ON}	On Capacitance (Common Port)	$f = 1 \text{ MHz}$, 100 mV_{PK-PK} , 100 mV DC bias MUTE = 0 V Figure 14	3.3		22		pF
C_{OFF1}	Off Capacitance (Common Port)	$f = 1 \text{ MHz}$, 100 mV_{PK-PK} , 100 mV DC bias MUTE = V_{DD} Figure 13	3.3		25		pF
C_{OFF2}	Off Capacitance (Non-Common Ports)	$f = 1 \text{ MHz}$, 100 mV_{PK-PK} , 100 mV DC bias MUTE = 0 V Figure 13	3.3		14		pF
C_{OFF_MUTE}	Off Capacitance - MUTED (Non-Common Ports)	$f = 1 \text{ MHz}$, 100 mV_{PK-PK} , 100 mV DC bias, MUTE = V_{DD}	3.3		14		pF
C_{CNTRL}	Control Input Pin Capacitance (MUTE, SEL)	$f = 1 \text{ MHz}$, 100 mV_{PP} , 100 mV DC bias	0		3		pF
					6		

Note:

- Limits over the recommended temperature operating range ($T_A = -40^\circ\text{C to } +85^\circ\text{C}$) are correlated by statistical quality control methods.

Test Diagrams




Figure 4. On Resistance




Figure 5. Off Leakage




Figure 6. On Leakage




Figure 7. Test Circuit Load




Figure 8. Turn On/Off Waveforms (SEL or MUTE to Output)




Figure 9. Break Before Make Interval Timing

Test Diagrams (Continued)




Figure 10. Bandwidth




Figure 11. Channel Off Isolation




Figure 12. Adjacent Channel Crosstalk




Figure 13. Channel Off Capacitance




Figure 14. Channel On Capacitance










Figure 15. Total Harmonic Distortion (THD+N)



NOTES:

- PACKAGE DOES NOT CONFORM TO ANY JEDEC STANDARD.
- DIMENSIONS ARE IN MILLIMETERS.
- DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 2009.
- LAND PATTERN RECOMMENDATION IS EXISTING INDUSTRY LAND PATTERN.
- DRAWING FILENAME: MKT-UMLP12Arev5.





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™
AttitudeEngine™
Awinda®
AX-CAP®
BitSiC™
Build it Now™
CorePLUS™
CorePOWER™
CROSSVOLT™
CTL™
Current Transfer Logic™
DEUXPEED®
Dual Cool™
EcoSPARK®
EfficientMax™
ESBC™
F®
Fairchild®
Fairchild Semiconductor®
FACT Quiet Series™
FACT®
FastvCore™
FETBench™
FPS™
F-PFS™
FRFET®
Global Power Resource™
GreenBridge™
Green FPS™
Green FPS™ e-Series™
Gmax™
GTO™
IntelliMAX™
ISOPLANAR™
Making Small Speakers Sound Louder and Better™
MegaBuck™
MICROCOUPLER™
MicroFET™
MicroPak™
MicroPak2™
MillerDrive™
MotionMax™
MotionGrid®
MTI®
MTx®
MVN®
mWSaver®
OptoHiT™
OPTOLOGIC®

OPTOPLANAR®
Power Supply WebDesigner™
PowerTrench®
PowerXS™
Programmable Active Droop™
QFET®
QS™
Quiet Series™
RapidConfigure™
Saving our world, 1mW/W/kW at a time™
SignalWise™
SmartMax™
SMART START™
Solutions for Your Success™
SPM®
STEALTH™
SuperFET®
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SupreMOS®
SyncFET™
Sync-Lock™

SYSTEM GENERAL®
TinyBoost®
TinyBuck®
TinyCalc™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™
TranSiC™
TriFault Detect™
TRUECURRENT®
μSerDes™
SerDes®
UHC®
Ultra FRFET™
UniFET™
VCX™
VisualMax™
VoltagePlus™
XS™
Xsens™
仙童®

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. TO OBTAIN THE LATEST, MOST UP-TO-DATE DATASHEET AND PRODUCT INFORMATION, VISIT OUR WEBSITE AT [HTTP://WWW.FAIRCHILDSEMI.COM](http://www.fairchildsemi.com). FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

AUTHORIZED USE

Unless otherwise specified in this data sheet, this product is a standard commercial product and is not intended for use in applications that require extraordinary levels of quality and reliability. This product may not be used in the following applications, unless specifically approved in writing by a Fairchild officer: (1) automotive or other transportation, (2) military/aerospace, (3) any safety critical application – including life critical medical equipment – where the failure of the Fairchild product reasonably would be expected to result in personal injury, death or property damage. Customer's use of this product is subject to agreement of this Authorized Use policy. In the event of an unauthorized use of Fairchild's product, Fairchild accepts no liability in the event of product failure. In other respects, this product shall be subject to Fairchild's Worldwide Terms and Conditions of Sale, unless a separate agreement has been signed by both Parties.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Terms of Use

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I77