# e2v

# Datasheet

### **Features**

- PowerPC<sup>®</sup> Single Issue Integer Core
- Precise Exception Model
- Extensive System Development Support
  - On-chip Watchpoints and Breakpoints
  - Program Flow Tracking
  - On-chip Emulation (Once) Development Interface
- High Performance (Dhrystone 2.1: 52 MIPS at 50 MHz, 3.3V, 1.3 Watts Total Power)
- Low Power (< 241 mW at 25 MHz, 2.4V Internal, 3.3V I/O-core, Caches, MMUs, I/O)
- MPC8XX PowerPC System Interface, Including a Periodic Interrupt Timer, a Bus Monitor, and Real-time Clocks
- Single Issue, 32-bit Version of the Embedded PowerPC Core (Fully Compatible with Book 1 of the PowerPC Architecture Definition) with 32 × 32-bit Fixed Point Registers
  - Embedded PowerPC Performs Branch Folding, Branch Prediction with Conditional Prefetch, without Conditional Execution
  - 4-Kbyte Data Cache and 4-Kbyte Instruction Cache, Each with an MMU
  - Instruction and Data Caches are Two-way, Set Associative, Physical Address, 4 Word Line Burst, Least Recently Used (LRU) Replacement, Lockable On-line Granularity
  - MMUs with 32 Entry TLB, Fully Associative Instruction and Data TLBs
  - MMUs Support Multiple Page Sizes of 4 KB, 16 KB, 256 KB, 512 KB and 8 MB; 16 Virtual Address Spaces and 8 Protection Groups
  - Advanced On-chip Emulation Debug Mode
- Up to 32-bit Data Bus (Dynamic Bus Sizing for 8- and 16-bit)
- 32 Address Lines
- Fully Static Design
- $V_{CC} = +3.3V \pm 5\%$
- f<sub>max</sub> = 66 MHz
- Military Temperature Range: -55°C < T<sub>C</sub> < +125°C</li>
- P<sub>D</sub> = 0.75 W Typical at 66 MHz

### Description

The TSPC860 PowerPC QUad Integrated Communication Controller (Power QUICC<sup>®</sup>) is a versatile one-chip integrated microprocessor and peripheral combination that can be used in a variety of controller applications. It particularly excels in communications and networking systems. The Power QUICC (pronounced "quick") can be described as a PowerPC-based derivative of the TS68EN360 (QUICC).

The CPU on the TSPC860 is a 32-bit PowerPC implementation that incorporates memory management units (MMUs) and instruction and data caches. The communications processor module (CPM) of the TS68EN360 QUICC has been enhanced with the addition of a Two-wire Interface (TWI) compatible with protocols such as  $I^2C$ .

Moderate to high digital signal processing (DSP) functionality has been added to the CPM. The memory controller has been enhanced, enabling the TSPC860 to support any type of memory, including high performance memories and newer dynamic random access memories (DRAMs). Overall system functionality is completed with the addition of a PCMCIA socket controller supporting up to two sockets and a real-time clock.

### Screening/Quality

This product will be manufactured in full compliance with:

According to e2v Standards



### 1. General Description

The TSPC860 is functionally composed of three major blocks:

- A 32-bit PowerPC Core with MMUs and Caches
- A System Interface Unit
- A Communications Processor Module

#### Figure 1-1. Block Diagram View of the TSPC860



### 2. Main Features

The Following is a List of the TSPC860's Important Features:

- Fully Static Design
- Four Major Power Saving Modes
- 357-pin Ball Grid Array Packaging (Plastic)
- 32-bit Address and Data Busses
- Flexible Memory Management
- 4-Kbyte Physical Address, Two-way, Set-associative Data Cache
- 4-Kbyte Physical Address, Two-way, Set-associative Instruction Cache
- Eight-bank Memory Controller
  - Glueless Interface to SRAM, DRAM, EPROM, FLASH and Other Peripherals
  - Byte Write Enables and Selectable Parity Generation
  - 32-bit Address Decodes with Bit Masks
- System Integration Unit
  - Clock Synthesizer
  - Power Management
  - Reset Controller
  - PowerPC Decrementer And Time Base
  - Real-time Clock Register
  - Periodic Interrupt Timer
  - Hardware Bus Monitor and Software Watchdog Timer
  - IEEE 1149.1 JTAG Test Access Port
- Communications Processor Module
  - Embedded 32-bit RISC Controller Architecture for Flexible I/O
  - Interfaces to PowerPC Core Through On-chip Dual-port Ram And Virtual DMA Channel Controller
  - Continuous Mode Transmission And Reception On All Serial Channels
  - Serial DMA Channels For Reception And Transmission On All Serial Channels
  - I/O registers with Open-drain Capability
  - Memory-memory and Memory-I/O Transfers with Virtual DMA Functionality

- Four serial communications controllers
  - Protocols Supported by ROM or Downloadable Microcode and Include, but Limited to, the Digital Portion of:
    - Ethernet/IEEE 802.3 CS/CDMA
    - HDLC/SDLC and HDLC bus
    - Apple Talk
    - Signaling System #7 (RAM Microcode Only)
    - Universal Asynchronous Receiver Transmitter (UART)
    - Synchronous UART
    - Binary Synchronous (BiSync) Communications
    - Totally Transparent
    - Totally Transparent with CRC
    - Profibus (RAM Microcode Option)
    - Asynchronous HDLC
    - DDCMP
    - V.14 (RAM Microcode Option)
    - X.21 (RAM Microcode Option)
    - V.32bis Datapump Filters
    - IrDA Serial Infrared
    - Basis Rate ISDN (BRI) in Conjunction with SMC Channels
    - Primary Rate ISDN (MH Version Only)
  - Four Hardware Serial Communications Controller Channels Supporting the Protocols
  - Two Hardware Serial Management Channels
    - Management for BRI Devices as General Circuit Interface Controller Multiplexed Channels - Low-speed UART operation
  - Hardware Serial Peripheral Interfaces
  - Two-wire Interface (TWI)
  - Time-slot Assigner
  - Port Supports Centronics Interfaces and Chip-to-chip
  - Four Independent Baud Rate Generators and Four Input Clock Pins for Supplying Clocks to SMC and SCC Serial Channels
  - Four Independent 16-bit timers Which Can Be Interconnected as Two 32-bit Timers

# 3. Pin Assignment

## 3.1 Plastic Ball Grid Array

| Figure 3-1. | Pin Assignment: | Тор | View |
|-------------|-----------------|-----|------|
|-------------|-----------------|-----|------|

|           | O<br>PD10 | O<br>PD8  | O<br>PD3  |             | )<br>D0                | ()<br>D4   | ()<br>D1   | ()<br>D2   | )<br>D3    | ()<br>D5   |            | ()<br>D6   | ()<br>D7   | )<br>D29  | O<br>DP2               | CLKOUT    |           |              | w       |
|-----------|-----------|-----------|-----------|-------------|------------------------|------------|------------|------------|------------|------------|------------|------------|------------|-----------|------------------------|-----------|-----------|--------------|---------|
| O<br>PD14 | O<br>PD13 | O<br>PD9  | O<br>PD6  | О<br>М_Тх_I |                        | 0<br>D13   | 0<br>D27   | 〇<br>D10   | 〇<br>D14   | 〇<br>D18   | 0<br>D20   | 0<br>D24   | 0<br>D28   | O<br>DP1  | O<br>DP3               |           | ()<br>N/C |              | V<br>1  |
| 0<br>PA0  | O<br>PB14 | O<br>PD15 | O<br>PD4  | O<br>PD5    |                        | ()<br>D8   | ()<br>D23  | ()<br>D11  | )<br>D16   | )<br>D19   | ()<br>D21  | )<br>D26   | )<br>D30   | O<br>IPA5 | O<br>IPA4              | O<br>IPA2 | ⊖<br>N/C  |              | U       |
| O<br>PA1  | O<br>PC5  | O<br>PC4  | O<br>PD11 |             |                        | 0<br>H D12 | 〇<br>D17   | O<br>D9    | 〇<br>D15   | 0<br>D22   | 〇<br>D25   | 〇<br>D31   | O<br>IPA6  |           | O<br>IPA1              | O<br>IPA7 | ⊖<br>xfc  |              | T       |
| O<br>PC6  | 0<br>PA2  | O<br>PB15 | O<br>PD12 | $\bigcap$   |                        | 0          | $\bigcirc$ | $\bigcirc$ | 0          | 0          | $\bigcirc$ | $\bigcirc$ | 0          |           |                        |           |           |              | R<br>VR |
| O<br>PA4  | O<br>PB17 | O<br>PA3  |           | 0           | $\left( \circ \right)$ | O<br>GND   | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | GND        |           |                        |           |           |              | Ρ       |
| O<br>PB19 | O<br>PA5  | O<br>PB18 | O<br>PB16 | 0           | $\circ$                | $\bigcirc$ | 0         |                        |           |           |              | Ν       |
| O<br>PA7  | O<br>PC8  | O<br>PA6  | O<br>PC7  | 0           | $\circ$                | $\bigcirc$ | 0         |                        |           |           | O<br>R29 VDD | M       |
| O<br>PB22 | O<br>PC9  | O<br>PA8  | O<br>PB20 | 0           | $\circ$                | $\bigcirc$ | 0         | О<br>ОР0               |           | O<br>OP1  |              | L       |
| O<br>PC10 | O<br>PA9  | O<br>PB23 | O<br>PB21 | 0           | $\circ$                | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | O<br>GND   | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | 0         |                        |           |           |              | К       |
| O<br>PC11 | O<br>PB24 | O<br>PA10 | O<br>PB25 | 0           | $\circ$                | $\bigcirc$ | 0         | O<br>IPB5              | O<br>IPB1 |           |              | J       |
|           |           |           | О<br>тск  | 0           | $\circ$                | $\bigcirc$ | 0         | О<br>м_со              |           |           |              | н       |
|           | О<br>тмs  | O<br>TDO  | O<br>PA11 | 0           | $\circ$                |            | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ | $\bigcirc$ |            | 0         |                        |           | O<br>IPB4 | O<br>IPB3    | G       |
| O<br>PB26 | O<br>PC12 | O<br>PA12 |           | 0           |                        |            | 0          | 0          | 0          | 0          | 0          | 0          |            |           |                        |           |           |              | F       |
| O<br>PB27 | O<br>PC13 | O<br>PA13 | O<br>PB29 | $\bigcirc$  |                        | 0          | 0          | 0          | 0          | 0          | 0          | 0          | 0          |           |                        |           |           |              | Е       |
| 0<br>PB28 | O<br>PC14 | O<br>PA14 | O<br>PC15 | ()<br>A8    | )<br>N/C               | ⊖<br>N/C   | ()<br>A15  | ()<br>A19  | ()<br>A25  | ()<br>A18  |            | O<br>GPLA0 | O<br>N/C   |           |                        |           |           |              | D       |
| O<br>PB30 | O<br>PA15 | O<br>PB31 | ()<br>A3  | ()<br>A9    | ()<br>A12              | ()<br>A16  | ()<br>A20  | ()<br>A24  | 〇<br>A26   |            |            |            |            |           |                        |           |           |              | С       |
| ()<br>A0  | ()<br>A1  | ()<br>A4  | ()<br>A6  | 〇<br>A10    | ⊖<br>A13               | ()<br>A17  | ()<br>A21  | ()<br>A23  | ()<br>A22  |            |            |            |            |           | $\frac{\bigcirc}{CS5}$ |           |           |              | В       |
|           | ()<br>A2  | ()<br>A5  | ()<br>A7  | ()<br>A11   | 〇<br>A14               | ()<br>A27  | ()<br>A29  | ()<br>A30  | 0<br>A28   | )<br>A31   |            |            |            |           | $\frac{\bigcirc}{CS4}$ |           |           |              | A       |
| 19        | 18        | 17        | 16        | 15          | 14                     | 13         | 12         | 11         | 10         | 9          | 8          | 7          | 6          | 5         | 4                      | 3         | 2         | 1            |         |

### 4. Signal Description

This section describes the signals on the TSPC860.

#### Figure 4-1. TSPC860 External Signals



Figure 4-2. TSPC860 Signals and Pin Numbers (Part 1)

|   | -                        |       |            |
|---|--------------------------|-------|------------|
| VDDSYN/VSSSYN/VSSSYN1/VDDH/VDDL/VSS/KAPWR |                          | 129 - | VDDSYN-T1  |
| RXD1/PA[15]                               |                          | 1C18  | VSSSYN-U1  |
| TXD1/PA[14]                               | $ \rightarrow $          | 1—D17 | VSSSYN1-V1 |
| RXD2/PA[13]                               | $\leftarrow \rightarrow$ | 1-E17 | VDDH-F4    |
| TXD2/PA[12]                               | ←>                       | 1F17  | F16        |
| L1TXDB/PA[11]                             | ←>                       | 1—G16 | P4         |
| L1RXDB/PA[10]                             | $\leftarrow \rightarrow$ | 117   | D16        |
| L1TXDA/PA[9]                              | <>                       | 1_K18 | FIG        |
| L1RXDA/PAI81                              | <>                       | 1     | 114        |
| TIN1/L1BCLKA/BBGO1/CLK1/PAI71             | <>                       | 1 110 | VDDL—A8    |
| BBGCI K1/TOUT1/CI K2/PAI6                 | 25                       | 1     | H19        |
|   | $\geq$                   | 1-M17 | M1         |
| TINZ/LITCLKAVBRGOZ/CLK3/PA[5]             | $\geq$                   | 1N18  | W8         |
| IOUI2/CLK4/PA[4]                          |                          | 1—P19 | KAPWB_B1   |
| TIN3/BRGO3/CLK5/PA[3]                     | $\leftarrow$             | 1—P17 |            |
| BRGCLK2/L1RCLKB/TOUT3/CLK6/PA[2]          | $\leftarrow \rightarrow$ | 1R18  |            |
| TIN4/BRGO4/CLK7/PA[1]                     | $\leftarrow \rightarrow$ | 1—T19 |            |
| L1TCLKB/TOUT4/CLK8/PA[0]                  | $\leftarrow$             | 1—U19 |            |
| REJECT1/SPISEL/PB[31]                     | $\leftarrow$             | 1-C17 |            |
| SPICLK/PB[30]                             | $\leftrightarrow$        | 1-C19 |            |
| SPIMOSI/PBI291                            | $ \rightarrow $          | 1E16  |            |
| BBGO4/SPIMISO/PB[28]                      | 2                        | 1 010 |            |
| BBGO1/I2CSDA/BBI27                        | $\geq$                   | 1-019 |            |
|   |                          | 1E19  |            |
|   |                          | 1     |            |
| SMTXDT/PD[25]                             | $\leftarrow$             | 1-J16 |            |
| SMRXD1/PB[24]                             | <>                       | 1—J18 |            |
| SMSYN1/SDACK1/PB[23]                      | $\leftarrow$             | 1K17  |            |
| SMSYN2/SDACK2/PB[22]                      | $\leftarrow$             | 1—L19 |            |
| SMTXD2/L1CLKOB/PB[21]                     | $\leftarrow$             | 1—K16 |            |
| SMRXD2/L1CLKOA/PB[20]                     | $\leftarrow \rightarrow$ | 1—L16 |            |
| L1ST1/RTS1/PB[19]                         | <>                       | 1N19  |            |
| L1ST2V/RTS2/PB[18]                        | <u> </u>                 | 1N17  |            |
| 1 1ST3/1 1BOB/PB(17)                      | $2 \leq$                 | 118   |            |
| 11ST4/11BOA/PB(16)                        | >                        | 1 110 |            |
| BBGO3/PB(15)                              | $\geq$                   |       |            |
|   | $\geq$                   | 1—R17 | TSPC860    |
|   |                          | 1     |            |
| LISTI/RISI/DREQU/PO[15]                   |                          | 1D16  |            |
| L1S12/R1S2/DREQ1/PC[14]                   |                          | 1—D18 |            |
| LIST3/LIRQB/PC[13]                        | $\leftarrow$             | 1—E18 |            |
| L1ST4/L1RQA/PC[12]                        | $ \rightarrow $          | 1—F18 |            |
| CTS1/PC[11]                               | $\leftarrow$             | 1—J19 |            |
| TGATE1/CD1/PC[10]                         | $\leftarrow$             | 1—K19 |            |
| CTS2/PC[9]                                | $\leftarrow \rightarrow$ | 1L18  |            |
| TGATE2/CD2/PC[8]                          | $\leftarrow \rightarrow$ | 1-M18 |            |
| CTS3/SDACK2/L1TSYNCB/PC[7]                | $\leftarrow$             | 1-M16 |            |
| CD3/L1RSYNCB/PCI6                         | <>                       | 1R10  |            |
| CTS4/SDACK1/L1TSYNCA/PCI5                 |                          | 118   |            |
|   | $2 \leq$                 | 1 117 | 1          |
|   | $\geq$                   | 1-117 |            |
|   |                          | 1-017 |            |
|   |                          | 1—V19 |            |
| LIISTNODPD[I3]                            | -                        | 1—V18 |            |
| L1RSYNCB/PD[12]                           | <>                       | 1-R16 |            |
| RXD3/PD[11]                               | ≺                        | 1-T16 |            |
| TXD3/PD(10)                               | <                        | 1—W18 |            |
| RXD4/PD[9]                                | <──                      | 1-V17 |            |
| TXD4/PD[8]                                | $\leftarrow$             | 1-W17 |            |
| RTS3/PD[7]                                | $ \rightarrow $          | 1-T15 |            |
| RTS4/PD[6]                                | $ \rightarrow $          | 1-V16 | [          |
| REJECT2/PDI5                              | <>                       | 1-115 |            |
| BEJECT3/PDI41                             | 2                        | 1_015 |            |
| REJECTA/PD(2)                             | 2 3                      | 1     |            |
| neueu14/PD[3]                             | $\sim$                   | IW16  |            |
| IMS                                       |                          | 1—G18 |            |
| DSDI/TDI                                  | >                        | 1—H17 |            |
| DSCK/TCK                                  | >                        | 1H16  |            |
| TRST                                      | <b>&gt;</b>              | 1—G19 |            |
| DSDO/TDO                                  | ←                        | 1—G17 |            |
| ĀŠ  | >                        | 1     |            |

#### Figure 4-3. TSPC860 Signals and Pin Numbers (Part 2)



### 5. System Bus Signals

The TSPC860 system bus consists of all signals that interface with the external bus. Many of these signals perform different functions, depending on how the user assigns them. The following input and output signals are identified by their abbreviation. Each signal's pin number can be found in Figure 4-2 and Figure 4-3.

 Table 1. Signal Descriptions

| Name           | Reset   | Number            | Туре                            | Description  |
|----------------|---|-------------------|---------------------------------|--|
| A(0-31)        | Hi-Z  | See<br>Figure 3-1 | Bidirectional<br>Three-state    | Address Bus: Provides the address for the current bus cycle. A0 is<br>the most-significant signal. The bus is output when an internal<br>master starts a transaction on the external bus. The bus is input<br>when an external master starts a transaction on the bus.   |
| TSIZ0<br>REG   | Hi-Z  | B9                | Bidirectional<br>Three-state    | Transfer Size 0: When accessing a slave in the external bus, used<br>(together with TSIZ1) by the bus master to indicate the number of<br>operand bytes waiting to be transferred in the current bus cycle.<br>TSIZ0 is an input when an external master starts a bus transaction.<br>Register: When an internal master initiates an access to a slave<br>controlled by the PCMCIA interface, REG is output to indicate which<br>space in the PCMCIA card is accessed.   |
| TSIZ1          | Hi-Z  | C9                | Bidirectional<br>Three-state    | Transfer Size 1: Used (with TSIZ0) by the bus master to indicate the number of operand bytes waiting to be transferred in the current bus cycle. The TSPC860 drives TSIZ1 when it is bus master. TSIZ1 is input when an external master starts a bus transaction.  |
| RD/WR          | Hi-Z  | B2                | Bidirectional<br>Three-state    | Read/Write: Driven by the bus master to indicate the direction of the<br>bus's data transfer. A logic one indicates a read from a slave device<br>and a logic zero indicates a write to a slave device.<br>The TSPC860 drives this signal when it is bus master. Input when an<br>external master initiates a transaction on the bus.  |
| BURST          | Hi-Z  | F1                | Bidirectional<br>Three-state    | Burst Transaction: Driven by the bus master to indicate that the current initiated transfer is a burst. The TSPC860 drives this signal when it is bus master. This signal is input when an external master initiates a transaction on the bus.   |
| BDIP<br>GPL_B5 | See Section<br>"Signal<br>States During<br>Hardware<br>Reset" on<br>page 29 | D2                | Bidirectional<br>Three-state    | Burst Data in Progress: When accessing a slave device in the external bus, the master on the bus asserts this signal to indicate that the data beat in front of the current one is the one requested by the master. BDIP is negated before the expected last data beat of the burst transfer.<br>General-Purpose Line B5-Used by the memory controller when UPMB takes control of the slave access.  |
| TS             | Hi-Z  | F3                | Bidirectional<br>Active Pull-up | Transfer Start: Asserted by the bus master to indicate the start of a bus cycle that transfers data to or from a slave device.<br>Driven by the master only when it has gained the ownership of the bus. Every master should negate this signal before the bus relinquish. $\overline{TS}$ requires the use of an external pull-up resistor.<br>The TSPC860 samples $\overline{TS}$ when it is not the external bus master to allow the memory controller/PCMCIA interface to control the accessed slave device. It indicates that an external synchronous master initiated a transaction. |

| Name                        | Reset   | Number | Туре                            | Description   |
|-----------------------------|---|--------|---------------------------------|---|
| TA                          | Hi-Z  | C2     | Bidirectional<br>Active Pull-up | Transfer Acknowledge: Indicates that the slave device addressed in the current transaction accepted data sent by the master (write) or has driven the data bus with valid data (read). This is an output when the PCMCIA interface or memory controller controls the transaction. The only exception occurs when the memory controller controls the slave access by means of the GPCM and the corresponding option register is instructed to wait for an external assertion of TA. Every slave device should negate TA after a transaction ends and immediately three-state it to avoid bus contention if a new transfer is initiated addressing other slave devices. TA requires the use of an external pull-up resistor.  |
| TEA                         | Hi-Z  | D1     | Open-drain                      | Transfer Error Acknowledge: Indicates that a bus error occurred in the current transaction. The TSPC860 asserts TEA when the bus monitor does not detect a bus cycle termination within a reasonable amount of time. Asserting TEA terminates the bus cycle, thus ignoring the state of TA. TEA requires the use of an external pull-up resistor.   |
| BI                          | Hi-Z  | E3     | Bidirectional<br>Active Pull-up | Burst Inhibit: Indicates that the slave device addressed in the current burst transaction cannot support burst transfers. It acts as an output when the PCMCIA interface or the memory controller takes control of the transaction. BI requires the use of an external pull-up resistor.  |
| RSV<br>IRQ2                 | See Section<br>"Signal<br>States During<br>Hardware<br>Reset" on<br>page 29 | НЗ     | Bidirectional<br>Three-state    | Reservation: The TSPC860 outputs this three-state signal in conjunction with the address bus to indicate that the core initiated a transfer as a result of a <b>stwcx.</b> or <b>Iwarx.</b><br>Interrupt Request 2: One of eight external inputs that can request (by means of the internal interrupt controller) a service routine from the core.  |
| KR/RETRY<br>IRQ4<br>SPKROUT | See Section<br>"Signal<br>States During<br>Hardware<br>Reset" on<br>page 29 | K1     | Bidirectional<br>Three-state    | Kill Reservation: This input is used as a part of the memory reservation protocol, when the TSPC860 initiated a transaction as the result of a <b>stwcx.</b> instruction.<br>Retry: This input is used by a slave device to indicate it cannot accept the transaction. The TSPC860 must relinquish mastership and reinitiate the transaction after winning in the bus arbitration.<br>Interrupt Request 4 – One of eight external inputs that can request (by means of the internal interrupt controller) a service routine from the core. Note that the interrupt request signal that is sent to the interrupt controller is the logical AND of this line (if defined as $\overline{IRQ4}$ ) and DP1/ $\overline{IRQ4}$ (if defined as $\overline{IRQ4}$ ).<br>SPKROUT: Digital audio wave form output to be driven to the system speaker. |
| CR<br>IRQ3                  | Hi-Z  | F2     | Input                           | Cancel Reservation: This input is used as a part of the storage reservation protocol.<br>Interrupt Request 3: One of eight external inputs that can request (by means of the internal interrupt controller) a service routine from the core. Note that the interrupt request signal sent to the interrupt controller is the logical AND of CR/IRQ3 (if defined as IRQ3) and DP0/IRQ3 if defined as IRQ3.  |

Table 1. Signal Descriptions (Continued)

| Name        | Reset   | Number            | Туре                         | Description   |
|-------------|---|-------------------|------------------------------|---|
| D(0-31)     | Hi-Z (Pulled<br>Low if<br>RSTCONF<br>pulled down) | See<br>Figure 3-1 | Bidirectional<br>Three-state | Data Bus: This bidirectional three-state bus provides the general-<br>purpose data path between the TSPC860 and all other devices. The<br>32-bit data path can be dynamically sized to support 8-, 16-, or 32-bit<br>transfers. D0 is the MSB of the data bus.  |
| DP0<br>IRQ3 | Hi-Z  | V3                | Bidirectional<br>Three-state | Data Parity 0: Provides parity generation and checking for D(0-7) for transfers to a slave device initiated by the TSPC860. The parity function can be defined independently for each one of the addressed memory banks (if controlled by the memory controller) and for the rest of the slaves sitting on the external bus. Parity generation and checking is not supported for external masters. Interrupt Request 3: One of eight external inputs that can request (by means of the internal interrupt controller) a service routine from the core. Note that the interrupt request signal sent to the interrupt controller is the logical AND of DP0/IRQ3 (if defined as IRQ3) and CR/IRQ3 (if defined as IRQ3).      |
| DP1<br>IRQ4 | Hi-Z  | V5                | Bidirectional<br>Three-state | Data Parity 1: Provides parity generation and checking for D(8-15) for transfers to a slave device initiated by the TSPC860. The parity function can be defined independently for each one of the addressed memory banks (if controlled by the memory controller) and for the rest of the slaves on the external bus. Parity generation and checking is not supported for external masters.<br>Interrupt Request 4: One of eight external inputs that can request (by means of the internal interrupt controller) a service routine from the core. Note that the interrupt request signal sent to the interrupt controller is the logical AND of this line (if defined as IRQ4) and KR/IRQ4/SPKROUT (if defined as IRQ4). |
| DP2<br>IRQ5 | Hi-Z  | W4                | Bidirectional<br>Three-state | Data Parity 2: Provides parity generation and checking for D(16-23) for transfers to a slave device initiated by the TSPC860. The parity function can be defined independently for each one of the addressed memory banks (if controlled by the memory controller) and for the rest of the slaves on the external bus. Parity generation and checking is not supported for external masters.<br>Interrupt Request 5: One of eight external inputs that can request (by means of the internal interrupt controller) a service routine from the core.   |
| DP3<br>IRQ6 | Hi-Z  | V4                | Bidirectional<br>Three-state | Data Parity 3: Provides parity generation and checking for D(24-31) for transfers to a slave device initiated by the TSPC860. The parity function can be defined independently for each one of the addressed memory banks (if controlled by the memory controller) and for the rest of the slaves on the external bus. Parity generation and checking is not supported for external masters.<br>Interrupt Request 6: One of eight external inputs that can request (by means of the internal interrupt controller) a service routine from the core. Note that the interrupt request signal sent to the interrupt controller is the logical AND of this line (if defined as IRQ6) and the FRZ/IRQ6 (if defined as IRQ6).   |

Table 1. Signal Descriptions (Continued)

| Name            | Reset   | Number                       | Туре                            | Description  |
|-----------------|---|------------------------------|---------------------------------|--|
| BR              | Hi-Z  | G4                           | Bidirectional                   | Bus Request: Asserted low when a possible master is requesting<br>ownership of the bus. When the TSPC860 is configured to work with<br>the internal arbiter, this signal is configured as an input. When the<br>TSPC860 is configured to work with an external arbiter, this signal is<br>configured as an output and asserted every time a new transaction is<br>intended to be initiated (no parking on the bus).  |
| BG              | Hi-Z  | E2                           | Bidirectional                   | Bus Grant: Asserted low when the arbiter of the external bus grants<br>the bus to a specific device. When the TSPC860 is configured to<br>work with the internal arbiter, $\overline{BG}$ is configured as an output and<br>asserted every time the external master asserts $\overline{BR}$ and its priority<br>request is higher than any internal sources requiring a bus transfer.<br>However, when the TSPC860 is configured to work with an external<br>arbiter, $\overline{BG}$ is an input. |
| BB              | Hi-Z  | E1                           | Bidirectional<br>Active Pull-up | Bus Busy: Asserted low by a master to show that it owns the bus. The TSPC860 asserts $\overline{BB}$ after the arbiter grants it bus ownership and $\overline{BB}$ is negated.   |
| FRZ<br>IRQ6     | See Section<br>"Signal<br>States During<br>Hardware<br>Reset" on<br>page 29 | G3                           | Bidirectional                   | Freeze: Output asserted to indicate that the core is in debug mode.<br>Interrupt Request 6: One of eight external inputs that can request (by<br>means of the internal interrupt controller) a service routine from the<br>core. Note that the interrupt request signal sent to the interrupt<br>controller is the logical AND of FRZ/IRQ6 (if defined as IRQ6) and<br>DP3/IRQ6 (if defined as IRQ6).  |
| IRQ0            | Hi-Z  | V14                          | Input                           | Interrupt Request 0: One of eight external inputs that can request (by means of the internal interrupt controller) a service routine from the core.  |
| IRQ1            | Hi-Z  | U14                          | Input                           | Interrupt Request 1: One of eight external inputs that can request (by means of the internal interrupt controller) a service routine from the core.  |
| IRQ7            | Hi-Z  | W15                          | Input                           | Interrupt Request 7: One of eight external inputs that can request (by means of the internal interrupt controller) a service routine from the core.  |
| <u>CS</u> (0-5) | High  | C3, A2,<br>D4, E4,<br>A4, B4 | Output                          | Chip Select: These outputs enable peripheral or memory devices at programmed addresses if they are appropriately defined. $\overline{CSO}$ can be configured to be the global chip-select for the boot device.   |
| CS6<br>CE1_B    | High  | D5                           | Output                          | Chip Select 6: This output enables a peripheral or memory device at<br>a programmed address if defined appropriately in the BR6 and OR6<br>in the memory controller.<br>Card Enable 1 Slot B: This output enables even byte transfers when<br>accesses to the PCMCIA Slot B are handled under the control of the<br>PCMCIA interface.  |
| CS7<br>CE2_B    | High  | C4                           | Output                          | Chip Select 7: This output enables a peripheral or memory device at<br>a programmed address if defined appropriately in the BR7 and OR7<br>in the memory controller.<br>Card Enable 2 Slot B: This output enables odd byte transfers when<br>accesses to the PCMCIA Slot B are handled under the control of the<br>PCMCIA interface.   |

| Name                 | Reset | Number            | Туре   | Description  |
|----------------------|-------|-------------------|--------|--|
| WE0<br>BS_B0<br>IORD | High  | C7                | Output | <ul> <li>Write Enable 0: Output asserted when a write access to an external slave controlled by the GPCM is initiated by the TSPC860. WE0 is asserted if D(0-7) contains valid data to be stored by the slave device.</li> <li>Byte Select 0 on UPMB: Output asserted under control of the UPMB, as programmed by the user. In a read or write transfer, the line is only asserted if D(0-7) contains valid data.</li> <li>IO Device Read: Output asserted when the TSPC860 starts a read access to a region controlled by the PCMCIA interface. Asserted only for accesses to a PC card I/O space.</li> </ul>                       |
| WE1<br>BS_B1<br>IOWR | High  | A6                | Output | <ul> <li>Write Enable 1: Output asserted when the TSPC860 initiates a write access to an external slave controlled by the GPCM. WE1 is asserted if D(8-15) contains valid data to be stored by the slave device.</li> <li>Byte Select 1 on UPMB: Output asserted under control of the UPMB, as programmed by the user. In a read or write transfer, the line is only asserted if D(8-15) contains valid data.</li> <li>I/O Device Write: This output is asserted when the TSPC860 initiates a write access to a region controlled by the PCMCIA interface. IOWR is asserted only if the access is to a PC card I/O space.</li> </ul> |
| WE2<br>BS_B2<br>PCOE | High  | B6                | Output | Write Enable 2: Output asserted when the TSPC860 starts a write<br>access to an external slave controlled by the GPCM. WE2 is<br>asserted if D(16-23) contains valid data to be stored by the slave<br>device.<br>Byte Select 2 on UPMB: Output asserted under control of the UPMB,<br>as programmed by the user. In a read or write transfer, BS_B2 is<br>asserted only D(16-23) contains valid data.<br>PCMCIA Output Enable: Output asserted when the TSPC860<br>initiates a read access to a memory region under the control of the<br>PCMCIA interface.   |
| WE3<br>BS_B3<br>PCWE | High  | A5                | Output | <ul> <li>Write Enable 3: Output asserted when the TSPC860 initiates a write access to an external slave controlled by the GPCM. WE3 is asserted if D(24-31) contains valid data to be stored by the slave device.</li> <li>Byte Select 3 on UPMB: Output asserted under control of the UPMB, as programmed by the user. In a read or write transfer, BS_B3 is asserted only if D(24-31) contains valid data.</li> <li>PCMCIA Write Enable: Output asserted when the TSPC860 initiates a write access to a memory region under control of the PCMCIA interface.</li> </ul>  |
| BS_A(0-3)            | High  | D8, C8,<br>A7, B8 | Output | Byte Select 0 to 3 on UPMA: Outputs asserted under requirement of the UPMB, as programmed by the user. For read or writes, asserted only if their corresponding data lanes contain valid data:<br><u>BS_A0</u> for D(0-7), <u>BS_A1</u> for D(8-15),<br><u>BS_A2</u> for D(16-23), <u>BS_A3</u> for D(24-31)   |

Table 1. Signal Descriptions (Continued)

| Name                                | Reset | Number | Туре          | Description  |
|-------------------------------------|-------|--------|---------------|--|
| GPL_A0<br>GPL_B0                    | High  | D7     | Output        | General-Purpose Line 0 on UPMA: This output reflects the value<br>specified in the UPMA when an external transfer to a slave is<br>controlled by the UPMA.<br>General-Purpose Line 0 on UPMB: This output reflects the value<br>specified in the UPMB when an external transfer to a slave is<br>controlled by the UPMB.   |
| OE<br>GPL_A1<br>GPL_B1              | High  | C6     | Output        | Output Enable: Output asserted when the TSPC860 initiates a read<br>access to an external slave controlled by the GPCM.<br>General-Purpose Line 1 on UPMA: This output reflects the value<br>specified in the UPMA when an external transfer to a slave is<br>controlled by UPMA.<br>General-Purpose Line 1 on UPMB: This output reflects the value<br>specified in the UPMB when an external transfer to a slave is<br>controlled by UPMB.  |
| GPL_A(2-3)<br>GPL_B(2-3)<br>CS(2-3) | High  | B5, C5 | Output        | General-Purpose Line 2 and 3 on UPMA: These outputs reflect the value specified in the UPMA when an external transfer to a slave is controlled by UPMA.<br>General-Purpose Line 2 and 3 on UPMB: These outputs reflect the value specified in the UPMB when an external transfer to a slave is controlled by UPMB.<br>Chip Select 2 and 3: These outputs enable peripheral or memory devices at programmed addresses if they are appropriately defined.<br>The double drive capability for CS2 and CS3 is independently defined for each signal in the SIUMCR. |
| UPWAITA<br>GPL_A4                   | Hi-Z  | C1     | Bidirectional | User Programmable Machine Wait A: This input is sampled as<br>defined by the user when an access to an external slave is controlled<br>by the UPMA.<br>General-Purpose Line 4 on UPMA: This output reflects the value<br>specified in the UPMA when an external transfer to a slave is<br>controlled by UPMA.  |
| UPWAITB<br>GPL_B4                   | Hi-Z  | B1     | Bidirectional | User Programmable Machine Wait B: This input is sampled as<br>defined by the user when an access to an external slave is controlled<br>by the UPMB.<br>General-Purpose Line 4 on UPMB: This output reflects the value<br>specified in the UPMB when an external transfer to a slave is<br>controlled by UPMB.  |
| GPL_A5                              | High  | D3     | Output        | General-Purpose Line 5 on UPMA: This output reflects the value specified in the UPMA when an external transfer to a slave is controlled by UPMA. This signal can also be controlled by the UPMB.   |
| PORESET                             | Hi-Z  | R2     | Input         | Power on Reset: When asserted, this input causes the TSPC860 to enter the power-on reset state.  |
| RSTCONF                             | Hi-Z  | P3     | Input         | Reset Configuration: The TSPC860 samples this input while<br>HRESET is asserted. If RSTCONF is asserted, the configuration<br>mode is sampled in the form of the hard reset configuration word<br>driven on the data bus. When RSTCONF is negated, the TSPC860<br>uses the default configuration mode. Note that the initial base<br>address of internal registers is determined in this sequence.   |

14

| Name              | Reset   | Number                | Туре                        | Description  |
|-------------------|---|-----------------------|-----------------------------|--|
| HRESET            | Low   | N4                    | Open-drain                  | Hard Reset: Asserting this open drain signal puts the TSPC860 in hard reset state.   |
| SRESET            | Low   | P2                    | Open-drain                  | Soft Reset: Asserting this open drain line puts the TSPC860 in soft reset state.   |
| XTAL              | Analog<br>Driving                                 | P1                    | Analog<br>Output            | This output is one of the connections to an external crystal for the internal oscillator circuitry.  |
| EXTAL             | Hi-Z  | N1                    | Analog Input<br>(3.3V only) | This line is one of the connections to an external crystal for the internal oscillator circuitry.  |
| XFC               | Analog<br>Driving                                 | T2                    | Analog Input                | External Filter Capacitance: This input is the connection pin for an external capacitor filter for the PLL circuitry.  |
| CLKOUT            | High until<br>SPLL locked,<br>then<br>oscillating | W3                    | Output                      | Clock Out: This output is the clock system frequency.  |
| EXTCLK            | Hi-Z  | N2                    | Input (3.3V<br>only)        | External Clock : This input is the external input clock from an external source.   |
| TEXP              | High  | N3                    | Output                      | Timer Expired: This output reflects the status of PLPRCR[TEXPS].   |
| ALE_A             | Low   | K2                    | Output                      | Address Latch Enable A: This output is asserted when TSPC860 initiates an access to a region under the control of the PCMCIA interface to socket A.  |
| CE1_A             | High  | B3                    | Output                      | Card Enable 1 Slot A: This output enables even byte transfers when accesses to PCMCIA Slot A are handled under the control of the PCMCIA interface.  |
| CE2_A             | High  | A3                    | Output                      | Card Enable 2 Slot A: This output enables odd byte transfers when accesses to PCMCIA Slot A are handled under the control of the PCMCIA interface.   |
| WAIT_A            | Hi-Z  | R3                    | Input                       | Wait Slot A: This input, if asserted low, causes a delay in the completion of a transaction on the PCMCIA controlled Slot A.   |
| WAIT_B            | Hi-Z  | R4                    | Input                       | Wait Slot B: This input, if asserted low, causes a delay in the completion of a transaction on the PCMCIA controlled Slot B.   |
| IP_A(0-1)         | Hi-Z  | T5, T4                | Input                       | Input Port A 0-1: The TSPC860 monitors these inputs that are reflected in the PIPR and PSCR of the PCMCIA interface.   |
| IP_A2<br>IOIS16_A | Hi-Z  | U3                    | Input                       | Input Port A 2: The TSPC860 monitors these inputs; its value and changes are reported in the PIPR and PSCR of the PCMCIA interface.<br>I/O Device A is 16-Bits Ports Size: The TSPC860 monitors this input when a transaction under the control of the PCMCIA interface is initiated to an I/O region in socket A of the PCMCIA space. |
| IP_A(3-7)         | Hi-Z  | W2, U4,<br>U5, T6, T3 | Input                       | Input Port A 3-7: The TSPC860 monitors these inputs; their values and changes are reported in the PIPR and PSCR of the PCMCIA interface.   |

Table 1. Signal Descriptions (Continued)

| Name                               | Reset   | Number | Туре                         | Description  |
|------------------------------------|---|--------|------------------------------|--|
| ALE_B<br>DSCK/AT1                  | See Section<br>"Signal<br>States During<br>Hardware<br>Reset" on<br>page 29 | J1     | Bidirectional<br>Three-state | Address Latch Enable B: This output is asserted when the TSPC860<br>initiates an access to a region under the control of the PCMCIA<br>socket B interface.<br>Development Serial Clock: This input is the clock for the debug port<br>interface.<br>Address Type 1: The TSPC860 drives this bidirectional three-state<br>line when it initiates a transaction on the external bus. When the<br>transaction is initiated by the core, it indicates if the transfer is for<br>user or supervisor state. This signal is not used for transactions<br>initiated by external masters.                               |
| IP_B(0-1)<br>IWP(0-1)<br>VFLS(0-1) | See Section<br>"Signal<br>States During<br>Hardware<br>Reset" on<br>page 29 | H2, J3 | Bidirectional                | Input Port B 0-1: The TSPC860 senses these inputs; their values<br>and changes are reported in the PIPR and PSCR of the PCMCIA<br>interface.<br>Instruction Watchpoint 0-1: These outputs report the detection of an<br>instruction watchpoint in the program flow executed by the core.<br>Visible History Buffer Flushes Status: The TSPC860 outputs<br>VFLS(0-1) when program instruction flow tracking is required. They<br>report the number of instructions flushed from the history buffer in<br>the core.  |
| IP_B2<br>IOIS16_B<br>AT2           | Hi-Z  | J2     | Bidirectional<br>Three-state | Input Port B 2: The TSPC860 senses this input; its value and changes are reported in the PIPR and PSCR of the PCMCIA interface.<br>I/O Device B is 16- Bits Port Size: The TSPC860 monitors this input when a PCMCIA interface transaction is initiated to an I/O region in socket B in the PCMCIA space.<br>Address Type 2: The TSPC860 drives this bidirectional three-state signal when it initiates a transaction on the external bus. If the core initiates the transaction, it indicates if the transfer is instruction or data. This signal is not used for transactions initiated by external masters. |
| IP_B3<br>IWP2<br>VF2               | See Section<br>"Signal<br>States During<br>Hardware<br>Reset" on<br>page 29 | G1     | Bidirectional                | Input Port B 3 : The TSPC860 monitors this input; its value and changes are reported in the PIPR and PSCR of the PCMCIA interface.<br>Instruction Watchpoint 2: This output reports the detection of an instruction watchpoint in the program flow executed by the core.<br>Visible Instruction Queue Flush Status: The TSPC860 outputs VF2 with VF0/VF1 when instruction flow tracking is required. VFn reports the number of instructions flushed from the instruction queue in the core.  |
| IP_B4<br>LWP0<br>VF0               | Hi-Z  | G2     | Bidirectional                | Input Port B 4: The TSPC860 monitors this input; its value and<br>changes are reported in the PIPR and PSCR of the PCMCIA<br>interface.<br>Load/Store Watchpoint 0: This output reports the detection of a data<br>watchpoint in the program flow executed by the core.<br>Visible Instruction Queue Flushes Status: The TSPC860 outputs<br>VF0 with VF1/VF2 when instruction flow tracking is required. VFn<br>reports the number of instructions flushed from the instruction queue<br>in the core.  |

| Name                  | Reset | Number | Туре                         | Description   |
|-----------------------|-------|--------|------------------------------|---|
| IP_B5<br>LWP1<br>VF1  | Hi-Z  | J4     | Bidirectional                | <ul> <li>Input Port B 5: The TSPC860 monitors this input; its value and changes are reported in the PIPR and PSCR of the PCMCIA interface.</li> <li>Load/Store Watchpoint 1: This output reports the detection of a data watchpoint in the program flow executed by the core.</li> <li>Visible Instruction Queue Flushes Status: The TSPC860 outputs VF1 with VF0 and VF2 when instruction flow tracking is required.</li> <li>VFn reports the number of instructions flushed from the instruction queue in the core.</li> </ul>  |
| IP_B6<br>DSDI<br>AT0  | Hi-Z  | КЗ     | Bidirectional<br>Three-state | Input Port B 6: The TSPC860 senses this input and its value and<br>changes are reported in the PIPR and PSCR of the PCMCIA<br>interface.<br>Development Serial Data Input: Data input for the debug port<br>interface.<br>Address Type 0: The TSPC860 drives this bidirectional three-state<br>line when it initiates a transaction on the external bus. If high (1), the<br>transaction is the CPM. If Iow (0), the transaction initiator is the CPU.<br>This signal is not used for transactions initiated by external masters.   |
| IP_B7<br>PTR<br>AT3   | Hi-Z  | H1     | Bidirectional<br>Three-state | Input Port B 7: The TSPC860 monitors this input; its value and<br>changes are reported in the PIPR and PSCR of the PCMCIA<br>interface.<br>Program Trace: To allow program flow tracking, the TSPC860<br>asserts this output to indicate an instruction fetch is taking place.<br>Address Type 3: The TSPC860 drives the bidirectional three-state<br>signal when it starts a transaction on the external bus. When the<br>core initiates a transfer, AT3 indicates whether it is a reservation for a<br>data transfer or a program trace indication for an instruction fetch.<br>This signal is not used for transactions initiated by external masters. |
| OP(0-1)               | Low   | L4, L2 | Output                       | Output Port 0-1: The TSPC860 generates these outputs as a result of a write to the PGCRA register in the PCMCIA interface.  |
| OP2<br>MODCK1<br>STS  | Hi-Z  | L1     | Bidirectional                | Output Port 2: This output is generated by the TSPC860 as a result<br>of a write to the PGCRB register in the PCMCIA interface.<br>Mode Clock 1: Input sampled when PORESET is negated to<br>configure PLL/clock mode.<br>Special Transfer Start: The TSPC860 drives this output to indicate<br>the start of an external bus transfer or of an internal transaction in<br>show-cycle mode.  |
| OP3<br>MODCK2<br>DSDO | Hi-Z  | M4     | Bidirectional                | Output Port 3: This output is generated by the TSPC860 as a result<br>of a write to the PGCRB register in the PCMCIA interface.<br>Mode Clock 2: This input is sampled at the PORESET negation to<br>configure the PLL/clock mode of operation.<br>Development Serial Data Output: Output data from the debug port<br>interface.  |

| Name             | Reset | Number   | Туре                                       | Description  |
|------------------|-------|----------|--|--|
| BADDR30<br>REG   | Hi-Z  | K4       | Output                                     | <ul> <li>Burst Address 30: This output duplicates the value of A30 when the following is true:</li> <li>An internal master in the TSPC860 initiates a transaction on the external bus</li> <li>An asynchronous external master initiates a transaction</li> <li>A synchronous external master initiates a single beat transaction</li> <li>The memory controller uses BADDR30 to increment the address lines that connect to memory devices when a synchronous external master or an internal master initiates a burst transfer.</li> <li>Register: When an internal master initiates an access to a slave under control of the PCMCIA interface, this signal duplicates the value of TSIZ0/REG. When an external master initiates an access, REG is output by the PCMCIA interface (if it must handle the transfer) to indicate the space in the PCMCIA card being accessed.</li> </ul> |
| BADDR(28-<br>29) | Hi-Z  | M3<br>M2 | Output                                     | <ul> <li>Burst Address: Outputs that duplicate A(28-29) values when one of the following occurs:</li> <li>An internal master in the TSPC860 initiates a transaction on the external bus</li> <li>An asynchronous external master initiates a transaction</li> <li>A synchronous external master initiates a single beat transaction</li> <li>The memory controller uses these signals to increment the address lines that connect to memory devices when a synchronous external or internal master starts a burst transfer.</li> </ul>   |
| ĀS               | Hi-Z  | L3       | Input                                      | Address Strobe: Input driven by an external asynchronous master to indicate a valid address on A(0-31). The TSPC860 memory controller synchronizes $\overline{\text{AS}}$ and controls the memory device addressed under its control.  |
| PA[15]<br>RXD1   | Hi-Z  | C18      | Bidirectional                              | General-Purpose I/O Port A Bit 15: Bit 15 of the general-purpose I/O port A.<br>RXD1: Receive data input for SCC1.   |
| PA[14]<br>TXD1   |       | D17      | Bidirectional<br>(Optional:<br>Open-drain) | General-Purpose I/O Port A Bit 14: Bit 14 of the general-purpose I/O port A.<br>TXD1: Transmit data output for SCC1. TXD1 has an open-drain capability.  |
| PA[13]<br>RXD2   |       | E17      | Bidirectional                              | General-Purpose I/O Port A Bit 13: Bit 13 of the general-purpose I/O port A.<br>RXD2: Receive data input for SCC2.   |
| PA[12]<br>TXD2   |       | F17      | Bidirectional<br>(Optional:<br>Open-drain) | General-Purpose I/O Port A Bit 12: Bit 12 of the general-purpose I/O port A.<br>TXD2: Transmit data output for SCC2. TXD2 has an open-drain capability.  |
| PA[11]<br>L1TXDB |       | G16      | Bidirectional<br>(Optional:<br>Open-drain) | General-Purpose I/O Port A Bit 11: Bit 11 of the general-purpose I/O<br>port A.<br>L1TXDB: Transmit data output for the serial interface TDM port B.<br>L1TXDB has an open-drain capability.   |

| Name                                      | Reset | Number | Туре                                       | Description   |
|---|-------|--------|--|---|
| PA[10]<br>L1RXDB                          |       | J17    | Bidirectional                              | General-Purpose I/O Port A Bit 10: Bit 10 of the general-purpose I/O<br>port A.<br>L1RXDB: Receive data input for the serial interface TDM port B.  |
| PA[9]<br>L1TXDA                           |       | K18    | Bidirectional<br>(Optional:<br>Open-drain) | General-Purpose I/O Port A Bit 11: Bit 9 of the general-purpose I/O<br>port A.<br>L1TXDA: Transmit data output for the serial interface TDM port A.<br>L1TXDA has an open-drain capability.   |
| PA[8]<br>L1RXDA                           |       | L17    | Bidirectional                              | General-Purpose I/O Port A Bit 8: Bit 8 of the general-purpose I/O port A.<br>L1RXDA: Receive data input for the serial interface TDM port A.   |
| PA[7]<br>CLK1<br>TIN1<br>L1RCLKA<br>BRGO1 |       | M19    | Bidirectional                              | General-Purpose I/O Port A Bit 7: Bit 7 of the general-purpose I/O<br>port A.<br>CLK1: One of eight clock inputs that can be used to clock SCCs and<br>SMCs.<br>TIN1: Timer 1 external clock.<br>L1RCLKA: Receive clock for the serial interface TDM port A.<br>BRGO1: Output clock of BRG1.        |
| PA[6]<br>CLK2<br>TOUT1<br>BRGCLK1         |       | M17    | Bidirectional                              | General-Purpose I/O Port A Bit 6: Bit 6 of the general-purpose I/O<br>port A.<br>CLK2: One of eight clock inputs that can be used to clock SCCs and<br>SMCs.<br>TOUT1: Timer 1 output.<br>BRGCLK1: One of two external clock inputs of the BRGs.  |
| PA[5]<br>CLK3<br>TIN2<br>L1TCLKA<br>BRGO2 |       | N18    | Bidirectional                              | General-Purpose I/O Port A Bit 5: Bit 5 of the general-purpose I/O<br>port A.<br>CLK3: One of eight clock inputs that can be used to clock SCCs and<br>SMCs.<br>TIN2: Timer 2 external clock input.<br>L1TCLKA: Transmit clock for the serial interface TDM port A.<br>BRGO2: Output clock of BRG2. |
| PA[4]<br>CLK4<br>TOUT2                    | Hi-Z  | P19    | Bidirectional                              | General-Purpose I/O Port A Bit 4: Bit 4 of the general-purpose I/O<br>port A.<br>CLK4: One of eight clock inputs that can be used to clock SCCs and<br>SMCs.<br>TOUT2: Timer 2 output.  |
| PA[3]<br>CLK5<br>TIN3<br>BRGO3            |       | P17    | Bidirectional                              | General-Purpose I/O Port A Bit 3: Bit 3 of the general-purpose I/O<br>port A.<br>CLK5: One of eight clock inputs that can be used to clock SCCs and<br>SMCs.<br>TIN3: Timer 3 external clock input.<br>BRGO3: Output clock of BRG3.   |

| Name   | Reset | Number | Туре                                       | Description   |
|--|-------|--------|--|---|
| PA[2]<br>CLK6<br>TOUT3<br>L1RCLKB<br>BRGCLK2 |       | R18    | Bidirectional                              | General-Purpose I/O Port A Bit 2: Bit 2 of the general-purpose I/O<br>port A.<br>CLK6: One of eight clock inputs that can be used to clock the SCCs<br>and SMCs.<br>TOUT3: Timer 3 output.<br>L1RCLKB: Receive clock for the serial interface TDM port B.<br>BRGCLK2: One of the two external clock inputs of the BRGs. |
| PA[1]<br>CLK7<br>TIN4<br>BRGO4               |       | T19    | Bidirectional                              | General-Purpose I/O Port A Bit 1: Bit 1 of the general-purpose I/O<br>port A.<br>CLK7: One of eight clock inputs that can be used to clock SCCs and<br>SMCs.<br>TIN4: Timer 4 external clock input.<br>BRG04: BRG4 output clock.  |
| PA[0]<br>CLK8<br>TOUT4<br>L1TCLKB            |       | U19    | Bidirectional                              | General-Purpose I/O Port A Bit 0: Bit 0 of the general-purpose I/O<br>port A.<br>CLK8: One of eight clock inputs that can be used to clock SCCs and<br>SMCs.<br>TOUT4: Timer 4 output.<br>L1TCLKB: Transmit clock for the serial interface TDM port B.  |
| PB[31]<br>SPISEL<br>REJECT1                  |       | C17    | Bidirectional<br>(Optional:<br>Open-drain) | General-Purpose I/O Port B Bit 31: Bit 31 of the general-purpose I/O<br>port B.<br>SPISEL: SPI slave select input.<br>REJECT1: SCC1 CAM interface reject pin.   |
| PB[30]<br>SPICLK<br>RSTRT2                   |       | C19    | Bidirectional<br>(Optional:<br>Open-drain) | General-Purpose I/O Port B Bit 30: Bit 30 of the general-purpose I/O port B.<br>SPICLK: SPI output clock when it is configured as a master or SPI input clock when it is configured as a slave.<br>RSTRT2: SCC2 serial CAM interface output signal that marks the start of a frame.                                     |
| PB[29]<br>SPIMOSI                            |       | E16    | Bidirectional<br>(Optional:<br>Open-drain) | General-Purpose I/O Port B Bit 29: Bit 29 of the general-purpose I/O port B.<br>SPIMOSI: SPI output data when it is configured as a master or SPI input data when it is configured as a slave.  |
| PB[28]<br>SPIMISO<br>BRGO4                   |       | D19    | Bidirectional<br>(Optional:<br>Open-drain) | General-Purpose I/O Port B Bit 28: Bit 29 of the general-purpose I/O<br>port B.<br>SPIMISO: SPI input data when the TSPC860 is a master; SPI output<br>data when it is a slave.<br>BRGO4: BRG4 output clock.  |
| PB[27]<br>I2CSDA<br>BRGO1                    | Hi-Z  | E19    | Bidirectional<br>(Optional:<br>Open-drain) | General-Purpose I/O Port B Bit 27: Bit 27 of the general-purpose I/O<br>port B.<br>I2CSDA: TWI serial data pin. Bidirectional; should be configured as<br>an open-drain output.<br>BRG01: BRG1 output clock.  |

| Name                        | Reset | Number | Туре                                       | Description  |
|-----------------------------|-------|--------|--|--|
| PB[26]<br>I2CSCL<br>BRGO2   |       | F19    | Bidirectional<br>(Optional:<br>Open-drain) | General-Purpose I/O Port B Bit 26: Bit 26 of the general-purpose I/O<br>port B.<br>I2CSCL: TWI serial clock pin. Bidirectional; should be configured as<br>an open-drain output.<br>BRGO2: BRG2 output clock.  |
| PB[25]<br>SMTXD1            |       | J16    | Bidirectional<br>(Optional:<br>Open-drain) | General-Purpose I/O Port B Bit 25: Bit 25 of the general-purpose I/O port B.<br>SMTXD1: SMC1 transmit data output.   |
| PB[24]<br>SMRXD1            |       | J18    | Bidirectional<br>(Optional:<br>Open-drain) | General-Purpose I/O Port B Bit 24: Bit 24 of the general-purpose I/O port B.<br>SMRXD1: SMC1 receive data input.   |
| PB[23]<br>SMSYN1<br>SDACK1  |       | K17    | Bidirectional<br>(Optional:<br>Open-drain) | General-Purpose I/O Port B Bit 23: Bit 23 of the general-purpose I/O<br>port B.<br><u>SMSYN1</u> : SMC1 external sync input.<br><u>SDACK1</u> : SDMA acknowledge 1 output that is used as a peripheral<br>interface signal for IDMA emulation, or as a CAM interface signal for<br>Ethernet. |
| PB[22]<br>SMSYN2<br>SDACK2  |       | L19    | Bidirectional<br>(Optional:<br>Open-drain) | General-Purpose I/O Port B Bit 22: Bit 22 of the general-purpose I/O<br>port B.<br><u>SMSYN2</u> : SMC2 external sync input.<br><u>SDACK2</u> : SDMA acknowledge 2 output that is used as a peripheral<br>interface signal for IDMA emulation, or as a CAM interface signal for<br>Ethernet. |
| PB[21]<br>SMTXD2<br>L1CLKOB |       | K16    | Bidirectional<br>(Optional:<br>Open-drain) | General-Purpose I/O Port B Bit 21: Bit 21 of the general-purpose I/O<br>port B.<br>SMTXD2: SMC2 transmit data output.<br>L1CLKOB: Clock output from the serial interface TDM port B.   |
| PB[20]<br>SMRXD2<br>L1CLKOA |       | L16    | Bidirectional<br>(Optional:<br>Open-drain) | General-Purpose I/O Port B Bit 20: Bit 20 of the general-purpose I/O<br>port B.<br>SMRXD2: SMC2 receive data input.<br>L1CLKOA: Clock output from the serial interface TDM port A.   |
| PB[19]<br>RTS1<br>L1ST1     |       | N19    | Bidirectional<br>(Optional:<br>Open-drain) | General-Purpose I/O Port B Bit 19: Bit 19 of the general-purpose I/O<br>port B.<br><u>RTS1</u> : Request to send modem line for SCC1.<br>L1ST1: One of four output strobes that can be generated by the<br>serial interface.   |
| PB[18]<br>RTS2<br>L1ST2     |       | N17    | Bidirectional<br>(Optional:<br>Open-drain) | General-Purpose I/O Port B Bit 18: Bit 18 of the general-purpose I/O<br>port B.<br>RTS2: Request to send modem line for SCC2.<br>L1ST2: One of four output strobes that can be generated by the<br>serial interface.   |
| PB[17]<br>L1RQB<br>L1ST3    | Hi-Z  | P18    | Bidirectional<br>(Optional:<br>Open-drain) | General-Purpose I/O Port B Bit 17: Bit 17 of the general-purpose I/O port B.<br>L1RQB: D-channel request signal for the serial interface TDM port B.<br>L1ST3: One of four output strobes that can be generated by the serial interface.   |

Table 1. Signal Descriptions (Continued)

| Name                             | Reset | Number | Туре                                       | Description  |
|----------------------------------|-------|--------|--|--|
| PB[16]<br>L1RQA<br>L1ST4         |       | N16    | Bidirectional<br>(Optional:<br>Open-drain) | General-Purpose I/O Port B Bit 16: Bit 16 of the general-purpose I/O<br>port B.<br>L1RQA: D-channel request signal for the serial interface TDM port A.<br>L1ST4: One of four output strobes that can be generated by the<br>serial interface.               |
| PB[15]<br>BRGO3                  |       | R17    | Bidirectional                              | General-Purpose I/O Port B Bit 15: Bit 15 of the general-purpose I/O port B.<br>BRGO3: BRG3 output clock.  |
| PB[14]<br>RSTRT1                 |       | U18    | Bidirectional                              | General-Purpose I/O Port B Bit 14: Bit 14 of the general-purpose I/O port B.<br>RSTRT1: SCC1 serial CAM interface outputs that marks the start of a frame.   |
| PC[15]<br>DREQ0<br>RTS1<br>L1ST1 |       | D16    | Bidirectional                              | General-Purpose I/O Port C Bit 15: Bit 15 of the general-purpose I/O<br>port C.<br>DREQ0: IDMA channel 0 request input.<br>RTS1: Request to send modem line for SCC1.<br>L1ST1: One of four output strobes that can be generated by the<br>serial interface. |
| PC[14]<br>DREQ1<br>RTS2<br>L1ST2 |       | D18    | Bidirectional                              | General-Purpose I/O Port C Bit 14: Bit 14 of the general-purpose I/O<br>port C.<br>DREQ1: IDMA channel 1 request input.<br>RTS2: Request to send modem line for SCC2.<br>L1ST2: One of four output strobes that can be generated by the<br>serial interface. |
| PC[13]<br>L1RQB<br>L1ST3         |       | E18    | Bidirectional                              | General-Purpose I/O Port C Bit 13: Bit 13 of the general-purpose I/O<br>port C.<br>L1RQB: D-channel request signal for the serial interface TDM port B.<br>L1ST3: One of four output strobes that can be generated by the<br>serial interface.               |
| PC[12]<br>L1RQA<br>L1ST4         |       | F18    | Bidirectional                              | General-Purpose I/O Port C Bit 12: Bit 12 of the general-purpose I/O<br>port C.<br>L1RQA: D-channel request signal for the serial interface TDM port A.<br>L1ST4: One of four output strobes that can be generated by the<br>serial interface.               |
| PC[11]<br>CTS1                   |       | J19    | Bidirectional                              | General-Purpose I/O Port C Bit 11: Bit 11 of the general-purpose I/O port C.<br>CTS1: Clear to send modem line for SCC1.   |
| PC[10]<br>CD1<br>TGATE1          | Hi-Z  | K19    | Bidirectional                              | General-Purpose I/O Port C Bit 10: Bit 10 of the general-purpose I/O<br>port C.<br>CD1: Carrier detect modem line for SCC1.<br>TGATE1: Timer 1/timer 2 gate signal.  |
| PC[9]<br>CTS2                    |       | L18    | Bidirectional                              | General-Purpose I/O Port C Bit 9: Bit 9 of the general-purpose I/O port C.<br>CTS2: Clear to send modem line for SCC2.   |

22

| Name                                | Reset | Number | Туре          | Description  |
|-------------------------------------|-------|--------|---------------|--|
| PC[8]<br>CD2<br>TGATE2              |       | M18    | Bidirectional | General-Purpose I/O Port C Bit 8: Bit 8 of the general-purpose I/O<br>port C.<br><u>CD2</u> : Carrier detect modem line for SCC2.<br><u>TGATE2</u> : Timer 3/timer 4 gate signal.  |
| PC[7]<br>CTS3<br>L1TSYNCB<br>SDACK2 |       | M16    | Bidirectional | General-Purpose I/O Port C Bit 7: Bit 7 of the general-purpose I/O<br>port C.<br>CTS3: Clear to send modem line for SCC3.<br>L1TSYNCB: Transmit sync input for the serial interface TDM port B.<br>SDACK2: SDMA acknowledge 2 output that is used as a peripheral<br>interface signal for IDMA emulation or as a CAM interface signal for<br>Ethernet. |
| PC[6]<br>CD3<br>L1RSYNCB            |       | R19    | Bidirectional | General-Purpose I/O Port C Bit 6: Bit 6 of the general-purpose I/O<br>port C.<br>CD3: Carrier detect modem line for SCC3.<br>L1RSYNCB: Receive sync input for the serial interface TDM port B.   |
| PC[5]<br>CTS4<br>L1TSYNCA<br>SDACK1 |       | T18    | Bidirectional | General-Purpose I/O Port C Bit 5: Bit 5 of the general-purpose I/O<br>port C.<br>CTS4: Clear to send modem line for SCC4.<br>L1TSYNCA: Transmit sync input for the serial interface TDM port A.<br>SDACK1: SDMA acknowledge 1output that is used as a peripheral<br>interface signal for IDMA emulation or as a CAM interface signal for<br>Ethernet.  |
| PC[4]<br>CD4<br>L1RSYNCA            |       | T17    | Bidirectional | General-Purpose I/O Port C Bit 4: Bit 4 of the general-purpose I/O<br>port C.<br>CD4: Carrier detect modem line for SCC4.<br>L1RSYNCA: Receive sync input for the serial interface TDM port A.   |
| PD[15]<br>L1TSYNCA                  |       | U17    | Bidirectional | General-Purpose I/O Port D Bit 15: Bit 15 of the general-purpose I/O port D.<br>L1TSYNCA: Input transmit data sync signal to the TDM channel A.  |
| PD[14]<br>L1RSYNCA                  |       | V19    | Bidirectional | General-Purpose I/O Port D Bit 14: Bit 14 of the general-purpose I/O port D.<br>L1RSYNCA: Input receive data sync signal to the TDM channel A.   |
| PD[13]<br>L1TSYNCB                  |       | V18    | Bidirectional | General-Purpose I/O Port D Bit 13: Bit 13 of the general-purpose I/O port D.<br>L1TSYNCB: Input transmit data sync signal to the TDM channel B.  |
| PD[12]<br>L1RSYNCB                  | Hi-Z  | R16    | Bidirectional | General-Purpose I/O Port D Bit 12: Bit 12 of the general-purpose I/O port D.<br>L1RSYNCB: Input receive data sync signal to the TDM channel B.   |
| PD[11]<br>RXD3                      |       | T16    | Bidirectional | General-Purpose I/O Port D Bit 11: Bit 11 of the general-purpose I/O port D.<br>RXD3: Receive data for serial channel 3.   |
| PD[10]<br>TXD3                      |       | W18    | Bidirectional | General-Purpose I/O Port D Bit 10: Bit 10 of the general-purpose I/O port D.<br>TXD3: Transmit data for serial channel 3.  |

#### Table 1. Signal Descriptions (Continued)

| Name             | Reset                                       | Number | Туре          | Description  |
|------------------|---|--------|---------------|--|
| PD[9]<br>RXD4    |   | V17    | Bidirectional | General-Purpose I/O Port D Bit 9 : Bit 9 of the general-purpose I/O port D.<br>RXD4: Receive data for serial channel 4.  |
| PD[8]<br>TXD4    |   | W17    | Bidirectional | General-Purpose I/O Port D Bit 8: Bit 8 of the general-purpose I/O port D.<br>TXD4: Transmit data for serial channel 4.  |
| PD[7]<br>RTS3    |   | T15    | Bidirectional | General-Purpose I/O Port D Bit 7: Bit 7 of the general-purpose I/O<br>port D.<br>RTS3: Active low request to send output indicates that SCC3 is<br>ready to transmit data.   |
| PD[6]<br>RTS4    |   | V16    | Bidirectional | General-Purpose I/O Port D Bit 6: Bit 6 of the general-purpose I/O port D.<br>RTS4: Active low request to send output indicates that SCC4 is ready to transmit data.   |
| PD[5]<br>REJECT2 |   | U15    | Bidirectional | General-Purpose I/O Port D Bit 5: Bit 5 of the general-purpose I/O<br>port D.<br>REJECT2: This input to SCC2 allows a CAM to reject the current<br>Ethernet frame after it determines the frame address did not match. |
| PD[4]<br>REJECT3 |   | U16    | Bidirectional | General-Purpose I/O Port D Bit 4: Bit 4 of the general-purpose I/O<br>port D.<br>REJECT3: This input to SCC3 allows a CAM to reject the current<br>Ethernet frame after it determines the frame address did not match. |
| PD[3]<br>REJECT4 |   | W16    | Bidirectional | General-Purpose I/O Port D Bit 3: Bit 3 of the general-purpose I/O<br>port D.<br>REJECT4: This input to SCC4 allows a CAM to reject the current<br>Ethernet frame after it determines the frame address did not match. |
| TCK<br>DSCK      | Hi-Z (Pulled<br>up on rev 0 to<br>rev A.3)  | H16    | Input         | Provides clock to scan chain logic or for the development port logic.<br>Should be tied to Vcc if JTAG or development port are not used.   |
| TMS              | Pulled up                                   | G18    | Input         | Controls the scan chain test mode operations. Should be tied to power through a pull-up resistor if unused.  |
| TDI<br>DSDI      | Pulled up (Hi-<br>Z on rev 0 to<br>rev A.3) | H17    | Input         | Input serial data for either the scan chain logic or the development port and determines the operating mode of the development port at reset.  |
| TDO<br>DSDO      | Low   | G17    | Output        | Output serial data for either the scan chain logic or for the development port.  |

0843D-HIREL-03/12

| Name         | Reset     | Number              | Туре       | Description   |
|--------------|-----------|---------------------|------------|---|
| TRST         | Pulled up | G19                 | Input      | Reset for the scan chain logic. If JTAG is not used, connect TRST to ground. If JTAG is used, connect TRST to PORESET. In case PORESET logic is powered by the keep-alive power supply (KAPWR), connect TRST to PORESET through a diode (anode connected to TRST and cathode to PORESET).   |
| SPARE[1-4]   | Hi-Z      | B7, H18,<br>V15, H4 | No-connect | Spare signals: Not used on current chip revisions. Leave unconnected.   |
| Power Supply |           | See<br>Figure 4     | Power      | <ul> <li>V<sub>DDL</sub>: Power supply of the internal logic.</li> <li>V<sub>DDH</sub>: Power supply of the I/O buffers and certain parts of the clock control.</li> <li>V<sub>DDSYN</sub>: Power supply of the PLL circuitry.</li> <li>KAPWR: Power supply of the internal OSCM, RTC, PIT, DEC, and TB.</li> <li>V<sub>SS</sub>: Ground for circuits, except for the PLL circuitry.</li> <li>V<sub>SSSYN</sub>, V<sub>SSSYN1</sub>: Ground for the PLL circuitry.</li> </ul> |

### 5.1 Active Pull-up Buffers

Active pull-up buffers are a special variety of bidirectional three-state buffer with the following properties:

- When enabled as an output and driving low, they behave as normal output drivers (that is, the pin is constantly driven low).
- When enabled as an output and driving high, drive high until an internal detection circuit determines that the output has reached the logic high threshold and then stop driving (that is, the pin switches to high-impedance).
- When disabled as an output or functioning as an input, it should not be driven.

Due to the behavior of the buffer when being driven high, a pull-up resistor is required externally to function as a 'bus keep' for these shared signals in periods when no drivers are active and to keep the buffer from oscillating when the buffer is driving high, because if the voltage ever dips below the logic high threshold while the buffer is enabled as an output, the buffer will reactivate. Further, external logic must not attempt to drive these signals low while active pull-up buffers are enabled as outputs, because the buffers will reactivate and drive high, resulting in a buffer fight and possible damage to the TSPC860, to the system, or to both.

Figure 5-1 compares three-state buffers and active pull-up buffers graphically in general terms. It makes no implication as to which edges trigger which events for any particular signal.





Note: Events 1 and 4 can be in quick succession.

Table 5-1 summarizes when active pull-up drivers are enabled as outputs.

#### Table 5-1. Active Pull-Up Resistors Enabled as Outputs

| Signal | Description  |
|--------|--|
| TS, BB | When the TSPC860 is the external bus master throughout the entire bus cycle.   |
| BI     | When the TSPC860's memory controller responds to the access on the external bus, throughout the entire bus cycle.  |
| TA     | <ul> <li>When the TSPC860's memory controller responds to the access on the external bus, then:</li> <li>For chip-selects controlled by the GPCM set for external TA, the TSPC860's TA buffer is not enabled as an output.</li> <li>For chip-selects controlled by the GPCM set to terminate in n wait-states, TA is enabled as an output on cycle (n-1) and driven high, then is driven low on cycle n, terminating the bus transaction. External logic can drive TA at any point before this, thus terminating the cycle early. [For example, assume the GPCM is programmed to drive TA after 15 cycles. If external logic drives TA before 14 clocks have elapsed then the TA will be accepted by the TSPC860 as a cycle termination.]</li> <li>For chip-selects controlled by the UPM, the TA buffer is enabled as an output throughout the entire bus cycle.</li> </ul> |

The purpose of active pull-up buffers is to allow access to zero wait-state logic that drives a shared signal on the clock cycle immediately following a cycle in which the signal is driven by the TSPC860. In other words, it eliminates the need for a bus turn-around cycle.

#### 5.2 Internal Pull-up and Pull-down Resistors

The TMS and TRST pins have internal pull-up resistors. TSPC860 devices from Rev 0 to Rev A.3 (masks xE64C and xF84C) have an internal pull-up resistor on TCK/DSCK but no internal pull-up resistor on TDI/DSDI. This was corrected on Rev B and later; on these chips, the internal pull-up resistor was removed from TCK/DSCK and an internal pull-up resistor was added to TDI/DSDI.

If RSTCONF is pulled down, during hardware reset (initiated by HRESET or PORESET), the data bus D[0-31] is pulled down with internal pull-down resistors. These internal pull-down resistors are to provide a logic-zero default for these pins when programming the hard reset configuration word. These internal pull-down resistors are disconnected after HRESET is negated.

No other pins have internal pull-ups or pull-downs.

Resistance values for internal pull-up and pull-down resistors are not specified because their values may vary due to process variations and shrinks in die size, and they are not tested. Typical values are on the order of 5 K $\Omega$  but can vary by approximately a factor of 2.

#### 5.3 Recommended Basic Pin Connections

#### 5.3.1 Reset Configuration

Some external pin configuration is determined at reset by the hard reset configuration word. Thus, some decisions as to system configuration (for example, location of BDM pins) should be made before required application of pull-up and pull-down resistors can be determined.

RSTCONF should be grounded if the hard reset configuration word is used to configure the TSPC860 or should be connected to  $V_{CC}$  if the default configuration is used.

Pull-up resistors may not be used on D[0-31] to set the hard reset configuration word, as the values of the internal pull-down resistors are not specified or guaranteed. To change a data bus signal from its default logic low state during reset, actively drive that signal high.

MODCK[1-2] must be used to determine the default clocking mode for the TSPC860. After hardware reset, the MODCK[1-2] pins change function and become outputs. Thus, if these alternate functions are also desired, then the MODCK[1-2] configuration should be set with three-state drivers that turn off after HRESET is negated; however, if MODCK[1-2] pins' alternate output functions are not used in the system, they can be configured with pull-up and pull-down resistors.

Signals with open-drain buffers and active pull-up buffers (HRESET, SRESET, TEA, TS, TA, BI, and BB) must have external pull-up resistors. These signals include the following:

Some other input signals do not absolutely require a pull-up resistor, as they may be actively driven by external logic. However, if they are not used externally, or if the external logic connected to them is not always actively driving, they may need external pull-up resistors to hold them negated. These signals include the following:

- PORESET
- AS
- CR/IRQ3
- KR/RETRY/IRQ4/SPKROUT (if configured as KR/RETRY or IRQ4)
- Any IRQx (if configured as IRQx)
- BR (if the TSPC860's internal bus arbiter is used)
- BG (if an external bus arbiter is used)

#### 5.3.2 JTAG and Debug Ports

TCK/DSCK or ALE\_B/DSCK/AT1 (depending on the configuration of the DSCK function) should be connected to ground through a pull-down resistor to disable Debug Mode as a default. When required, a debug mode controller tool externally drives this signal high actively to put the TSPC860 into debug mode.

Two pins need special attention, depending on the version of TSPC860 used.

- For TSPC860 rev B and later, TDI/DSDI should be pulled up to V<sub>CC</sub> to keep it from oscillating when unused.
- For TSPC860 rev A.3 and earlier, TCK/DSCK should be connected to ground if it is configured for its DSCK function, as stated above. However, for these versions of the TSPC860, the pull-down resistor must be strong (for example, 1 kΩto overcome the internal pull-up resistor.

To allow application of any version of processor, perform both of the above actions.

#### 5.3.3 Unused Inputs

In general, pull-up resistors should be used on any unused inputs to keep them from oscillating. For example, if PCMCIA is not used, the PCMCIA input pins (WAIT\_A, WAIT\_B, IP\_A[0-8], IP\_B[0-8]) should have external pull-up resistors. However, unused pins of port A, B, C, or D can be configured as outputs, and, if they are configured as outputs they do not require external terminations.

#### 5.3.4 Unused Outputs

Unused outputs can be left unterminated.

#### 5.4 Signal States During Hardware Reset

During hardware reset (HRESET or PORESET), the signals of the TSPC860 behave as follows:

- The bus signals are high-impedance
- The port I/O signals are configured as inputs, and are therefore high-impedance
- The memory controller signals are driven to their inactive state

However, some signal functions are determined by the reset configuration. When HRESET is asserted, these signals immediately begin functioning as determined by the reset configuration and are either high-impedance or are drive to their inactive state accordingly. The behavior of these signals is shown in Table 8-6.

 Table 5-2.
 Signal States during Hardware Reset

| Signal                       | Behavior  |
|------------------------------|---|
| BDIP/GPL_B5                  | BDIP: high impedance<br>GPL_B5: high                          |
| RSV/IRQ2                     | RSV: high<br>IRQ2: high impedance                             |
| KR/RETRY/IRQ4/SPKROUT        | KR/RETRY/IRQ4: high impedance<br>SPKROUT: low                 |
| FRZ/IRQ6                     | FRZ: low<br>IRQ6: high impedance                              |
| ALE_B/DSCK/AT1               | ALE_B: low<br>DSCK/AT1: high impedance                        |
| IP_B[0-1]/IWP[0-1]/VFLS[0-1] | IP_B[0-1]: high impedance<br>IWP[0-1]: high<br>VFLS[0-1]: low |
| IP_B3/IWP2/VF2               | IP_B3: high impedance<br>IWP2: high<br>VF2: low               |
| IP_B4/LWP0/VF0               | IP_B4: high impedance<br>LWP0: high<br>VF0: low               |
| IP_B5/LWP1/VF1               | IP_B5: high impedance<br>LWP1: high;<br>VF1: low              |

### 6. Detailed Specifications

This specifications describes the specific requirements for the microcontroller TSPC860, in compliance with MIL-STD-883 class Q or e2v standard screening.

### 7. Applicable Documents

- 1. MIL-STD-883: Test methods and procedures for electronics
- 2. MIL-PRF-38535 appendix A: General specifications for microcircuits

The microcircuits are in accordance with the applicable documents and as specified herein.

#### 7.1 Design and Construction

#### 7.1.1 Terminal Connections

The terminal connections shall be as shown in the general description.

#### 7.1.2 Lead Material and Finish

Lead material and finish shall be as specified on page 88.

#### 7.1.3 Package

The macrocircuits are packaged in 357-lead Plastic Ball Grid Array (BGA) packages.

The precise case outlines are described at the end of the specification.

#### 7.2 Absolute Maximum Ratings

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

| Parameter                 | Symbol             | Min  | Мах  | Unit |
|---------------------------|--------------------|------|------|------|
| I/O Supply Voltage        | V <sub>DDH</sub>   | -0.3 | 4.0  | V    |
| Internal Supply Voltage   | V <sub>DDL</sub>   | -0.3 | 4.0  | V    |
| Backup Supply Voltage     | KAPWR              | -0.3 | 4.0  | V    |
| PLL Supply Voltage        | V <sub>DDSYN</sub> | -0.3 | 4.0  | V    |
| Input Voltage             | V <sub>IN</sub>    | -0.3 | 4.0  | V    |
| Storage Temperature Range | T <sub>STG</sub>   | -65  | +150 | °C   |

|--|

**Table 7-1.**Thermal Characteristics

| Rating                                 | Envir                 | onnement                | Symbol                           | ZP<br>PC860P | ZQ/VR<br>PC860P | Unit   |
|--|-----------------------|-------------------------|----------------------------------|--------------|-----------------|--------|
| Junction to Ambient <sup>(1)</sup>     | Notural Convertion    | Single layer board (1s) | $R_{\theta JA}^{(2)}$            | 34           | 34              |        |
|  | Natural Convection    | Four layer board (2s2p) | R <sub>0JMA</sub> <sup>(3)</sup> | 22           | 22              |        |
|  | Air Flow (200 ft/min) | Single layer board (1s) | R <sub>θJMA</sub> <sup>(3)</sup> | 27           | 27              |        |
|  |                       | Four layer board (2s2p) | R <sub>θJMA</sub> <sup>(3)</sup> | 18           | 18              | °C 444 |
| Junction to Board <sup>(4)</sup>       |                       |                         | $R_{\theta JB}$                  | 14           | 13              | -0/00  |
| Junction to Case <sup>(5)</sup>        |                       |                         | $R_{	ext{	heta}JC}$              | 6            | 8               |        |
| Junction to Package Top <sup>(6)</sup> | Natural Convection    |                         | ΨJT                              | 2            | 2               |        |
|  | Air Flow (20 ft/min)  |                         |                                  | 2            | 3               |        |

Notes: 1. Junction temperature is a function on on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature. For exposed pad packages where the pad would be expected to be soldered, junction to case thermal resistance is a similated value from the junction to the exposed pas without contact resistance.
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

| Die Revision | Frequency | Typical <sup>(1)</sup> | Maximum <sup>(2)</sup> | Unit |
|--------------|-----------|------------------------|------------------------|------|
| D.4          | 50        | 656                    | 735                    | mW   |
| (1:1 Mode)   | 66        | TBD                    | TBD                    | mW   |
| D.4          | 66        | 722                    | 762                    | mW   |
| (2:1 Mode)   | 80        | 851                    | 909                    | mW   |

**Table 7-2.** Power Dissipation  $(P_{D})^{(3)}$ 

Note: 1. Typical power dissipation is measured at 3.3V

2. Maximum power dissipation is measured at 3.5V

 Values in Table 7-2 represent V<sub>DDL</sub>-based power dissipation and do not include I/O power dissipation over V<sub>DDH</sub>. I/O power dissipation varies widely by application due to buffer current, depending on external circuitry

### 8. Electrical Characteristics

#### 8.1 General Requirements

All static and dynamic electrical characteristics specified for inspection purposes and the relevant measurement conditions are given below.

### 8.2 DC Electrical Specifications

## Table 8-1.DC Electrical Specification with $V_{CC} = 3.3 \pm 5\% V_{DC}$ , $GND = 0 V_{DC}$ , $-55^{\circ}C \le T_{c} \le 125^{\circ}C$

| Characteristic   | Symbol   | Min                    | Max                    | Unit |
|--|--|------------------------|------------------------|------|
|  | V <sub>ddh</sub> ,<br>V <sub>ddl</sub> ,<br>KAPWR,<br>V <sub>ddsyn</sub> | 3.135                  | 3.465                  | V    |
| Operating Voltage  | KAPWR<br>(power-down<br>mode)  | 2.0                    | 3.6                    | v    |
|  | KAPWR (all<br>other<br>operating<br>modes)                               | V <sub>DDH</sub> - 0.4 | V <sub>DDH</sub>       | V    |
| Input High Voltage (all inputs except EXTAL and EXTCLK)  | V <sub>IH</sub>  | 2.0                    | 5.5                    | V    |
| Input Low Voltage  | V <sub>IL</sub>  | GND                    | 0.8                    | V    |
| EXTAL, EXTCLK Input High Voltage   | V <sub>IHC</sub>   | $0.7 \times (V_{DDH})$ | V <sub>DDH</sub> + 0.3 | V    |
| Input Leakage Current, $V_{IN}$ = 5.5V (Except TMS, TRST, DSCK and DSDI pins)                      | I <sub>IN</sub>  | -                      | 100                    | μA   |
| Input Leakage Current, $V_{IN} = 3.6V$ (Except TMS, TRST, DSCK and DSDI pins)                      | I <sub>IN</sub>  | -                      | 10                     | μA   |
| Input Leakage Current, $V_{IN} = 0V$ (Except TMS, TRST, DSCK and DSDI pins)                        | I <sub>IN</sub>  | -                      | 10                     | μA   |
| Output High Voltage, $I_{OH}$ = -2.0 mA, $V_{DDH}$ = 3.0V<br>Except XTAL, XFC, and Open drain pins | VOH  | 2.4                    | -                      | V    |

| Characteristic     |  | Symbol | Min | Max | Unit |
|--------------------|--|--------|-----|-----|------|
| Output Low Voltage |  |        |     |     |      |
| IOL = 2.0 mA       | CLKOUT   |        |     |     |      |
| IOL = 3.2 mA       | A(0:31), TSIZ0/REG, TSIZ1, D(0:31), DP(0:3)/ĪRQ(3:6),<br>RD/WR, BURST, RSV/IRQ2,<br>IP_B(0:1)/IWP(0:1)/VFLS(0:1), IP_B2/IOIS16_B/AT2,<br>IP_B3/IWP2/VF2, IP_B4/LWP0/VF0, IP_B5/LWP1/VF1,<br>IP_B6/DSDI/AT0, IP_B7/PTR/AT3, RXD1 /PA15,<br>RXD2/PA13, L1TXDB/PA11, L1RXDB/PA10,<br>L1TXDA/PA9, L1RXDA/PA8,<br>TIN1/L1RCLKA/BRGO1/CLK1/PA7,<br>BRGCLK1/TOUT1/CLK2/PA6,<br>TIN2/L1TCLKA/BRGO2/CLK3/PA5, TOUT2/CLK4/PA4,<br>TIN3/BRG03/CLK5/PA3,<br>BRGCLK2/L1RCLKB/TOUT3/CLK6/PA2,<br>TIN4/BRG04/CLK7/PA1, L1TCLKB/TOUT4/CLK8/PA0,<br>RRJCT1/SPISEL/PB31, SPICLK/PB30, SPIMOSI/PB29,<br>BRG04/SPIMISO/PB28, BRG01/I2CSDA/PB27,<br>BRG02/I2CSCL/PB26, SMTXD1/PB25,<br>SMRXD1/PB24, SMSYN1/sdack1/PB23,<br>SMSYN2/sdack2/PB22, SMTXD2/L1CLKOB/PB21,<br>SMRXD2/L1CLKOA/PB20, L1ST1/RTS1/PB19,<br>L1ST2/RTS2/PB18, L1ST3/L1RQB/PB17,<br>L1ST4/L1RQA/PB16, BRG03/PB15, RSTRT1/PB14,<br>L1ST1/RTS1/DREQ0/PC15,<br>L1ST2/RTS2/DREQ1/PC14, L1ST3/L1RQB/PC13,<br>L1ST4/L1RQA/PC12, CTS1/PC11, TGATE1/CD1/PC10,<br>CTS2/PC9, TGATE2/CD2/PC8,<br>CTS3/SDACK2/L1TSYNCB/PC7,<br>CD3/L1RSYNCB/PC6,<br>CTS4/SDACK1/L1TSYNCA/PC5,<br>CD4/L1RSYNCA/PC4, PD15/L1TSYNCA,<br>PD14/L1RSYNCA/PC4, PD15/L1TSYNCA,<br>PD14/L1RSYNCA, PD13/L1TSYNCB,<br>PD12/L1RSYNCB, PD11/RXD3, PD10/TXD3,<br>PD9/RXD4, PD8/TXD4, PD5/RRJCT2, PD6/RTS4,<br>PD7/RTS3, PD4/RRJCT3, PD3 | VOL    | -   | 0.5 | V    |
| IOL = 5.3 mA       | BDIP/GPL_B(5), BR, BG, FRZ/IRQ6, CS(0:5),           CS(6)/CE(1)_B, CS(7)/CE(2)_B, WE0/BS_B0/IORD,           WE1/BS_B1/IOWR, WE2/BS_B2/PCOE,           WE3/BS_B3/PCWE, BS_A(0:3), GPL_A0/GPL_B0,           OE/GPL_A1/GPL_B1, GPL_A(2:3)/GPL_B(2:3)/CS(2:3),           UPWAITA/GPL_A4, UPWAITB/GPL_B4, GPL_A5,           ALE_A, CE1_A, CE2_A, ALE_B/DSCK/AT1, OP(0:1),           OP2/MODCK1/STS, OP3/MODCK2/DSDO,           BADDR(28:30)   |        |     |     |      |
| IOL = 7.0 mA       | TXD1/PA14, TXD2/PA12   |        |     |     |      |
| IOL = 8.9 mA       | TS, TA, TEA, BI, BB, HRESET, SRESET  |        |     |     |      |
| Input Capacitance  | <u>^</u>   | Cin    | -   | 20  | pF   |

| Table 8-1. | DC Electrical Specification | with $V_{CC} = 3.3 \pm 5\% V_{D}$ | <sub>DC</sub> , GND = 0 V <sub>DC</sub> , -55°C | $\leq T_{c} \leq 125^{\circ}C$ (Continued) |
|------------|-----------------------------|-----------------------------------|---|--|
|------------|-----------------------------|-----------------------------------|---|--|

Notes: 1. VIL(max) for the  $I^2C$  interface is 0.8V rather than the 1.5V as specified in the  $I^2C$  standard.

2. Input capacitance is periodically sampled.

### 8.3 AC Electrical Specifications Control Timing



Figure 8-1. AC Electrical Specifications Control Timing Diagram

The timing for the TSPC860 bus shown assumes a 50 pF load for maximum delays and a 0 pF load for minimum delays. For loads other than 50 pF, maximum delays can be derated by 1 ns per 10 pF.

#### Table 8-2.Bus Operation Timings

|      |  | 33 MHz |       | 40 MHz |       | 50 MHz |       | 66 MHz |       |      |
|------|--|--------|-------|--------|-------|--------|-------|--------|-------|------|
| Num  | Characteristic   | Min    | Мах   | Min    | Max   | Min    | Max   | Min    | Max   | Unit |
| B1   | CLKOUT Period  | 30.30  | 30.30 | 25     | 30.30 | 20     | 30.30 | 15.15  | 30.30 | ns   |
| B1a  | EXTCLK to CLKOUT Phase Skew  | -0.90  | 0 90  | -0.90  | 0.90  | -0 90  | 0 90  | -0.90  | 0.90  | ne   |
| Dia  | (EXTCLK > 15 MHz and MF ≤2)  | -0.90  | 0.30  | -0.90  | 0.30  | -0.30  | 0.90  | -0.30  | 0.30  | 115  |
| B1b  | EXTCLK to CLKOUT Phase Skew<br>(EXTCLK > 10 MHz and MF < 10)   | -2.30  | 2.30  | -2.30  | 2.30  | -2.30  | 2.30  | -2.30  | 2.30  | ns   |
| B1c  | CLKOUT Phase Jitter (EXTCLK > 15 MHz and MF $rac{2}$ ) <sup>(1)</sup>  | -0.60  | 0.60  | -0.60  | 0.60  | -0.60  | 0.60  | -0.60  | 0.60  | ns   |
| B1d  | CLKOUT Phase Jitter  | -2     | 2     | -2     | 2     | -2     | 2     | -2     | 2     | ns   |
| B1e  | CLKOUT Frequency Jitter (MF < 10)  | -      | 0.50  | -      | 0.50  | -      | 0.50  | _      | 0.50  | %    |
| B1f  | CLKOUT Frequency Jitter (10 < MF < 500)  | _      | 2     | _      | 2     | -      | 2     | _      | 2     | %    |
| B1g  | CLKOUT Frequency Jitter (MF > 500)   | -      | 3     | -      | 3     | -      | 3     | _      | 3     | %    |
| B1h  | Frequency Jitter on EXTCLK <sup>(2)</sup>  | -      | 0.50  | -      | 0.50  | -      | 0.50  | _      | 0.50  | %    |
| B2   | CLKOUT pulse width low   | 12.12  | -     | 10     | _     | 8      | _     | 6.06   | -     | ns   |
| B3   | CLKOUT width high  | 12.12  | _     | 10     | _     | 8      | _     | 6.06   | _     | ns   |
| B4   | CLKOUT rise time <sup>(3)</sup>  | _      | 4     | _      | 4     | _      | 4     | _      | 4     | ns   |
| B5   | CLKOUT fall time <sup>(3)</sup>  | _      | 4     | _      | 4     | _      | 4     | _      | 4     | ns   |
| B7   | CLKOUT to A(0:31), BADDR(28:30), RD/WR,<br>BURST, D(0:31), DP(0:3) Invalid   | 7.58   | _     | 6.25   | _     | 5      | _     | 3.80   | _     | ns   |
| B7a  | CLKOUT to TSIZ(0:1), $\overline{\text{REG}}$ , $\overline{\text{RSV}}$ , AT(0:3), BDIP, PTR Invalid                                | 7.58   | -     | 6.25   | -     | 5      | _     | 3.80   | -     | ns   |
| B7b  | CLKOUT to $\overline{BR}$ , $\overline{BG}$ , FRZ, VFLS(0:1), VF(0:2), IWP(0:2), LWP(0:1), $\overline{STS}$ Invalid <sup>(4)</sup> | 7.58   | -     | 6.25   | -     | 5      | _     | 3.80   | -     | ns   |
| B8   | CLKOUT to A(0:31), BADDR(28:30), RD/WR,<br>BURST, D(0:31), DP(0:3) valid   | 7.58   | 14.33 | 6.25   | 13    | 5      | 11.75 | 3.80   | 10.04 | ns   |
| B8a  | CLKOUT to TSIZ(0:1), $\overline{\text{REG}}$ , $\overline{\text{RSV}}$ , AT(0:3), BDIP, PTR valid                                  | 7.58   | 14.33 | 6.25   | 13    | 5      | 11.75 | 3.80   | 10.04 | ns   |
| B8b  | CLKOUT to BR, BG, VFLS(0:1), VF(0:2),<br>IWP(0:2), FRZ, LWP(0:1), STS valid <sup>(4)</sup>   | 7.58   | 14.33 | 6.25   | 13    | 5      | 11.75 | 3.80   | 10.04 | ns   |
| B9   | CLKOUT to A(0:31), BADDR(28:30), RD/WR,<br>BURST, D(0:31), DP(0:3), TSIZ(0:1), REG, RSV,<br>AT(0:3), PTR High Z                    | 7.58   | 14.33 | 6.25   | 13    | 5      | 11.75 | 3.80   | 10.04 | ns   |
| B11  | CLKOUT to $\overline{TS}$ , $\overline{BB}$ assertion  | 7.58   | 13.58 | 6.25   | 12.25 | 5      | 11    | 3.80   | 11.29 | ns   |
| B11a | CLKOUT to $\overline{TA}$ , $\overline{BI}$ assertion (when driven by the Memory Controller or PCMCIA I/F)                         | 2.50   | 9.25  | 2.50   | 9.25  | 2.50   | 9.25  | 2.50   | 9.75  | ns   |
| B12  | CLKOUT to $\overline{TS}$ , $\overline{BB}$ negation   | 7.58   | 14.33 | 6.25   | 13    | 5      | 11.75 | 3.80   | 8.54  | ns   |
| B12a | CLKOUT to TA, BI negation (when driven by the Memory Controller or PCMCIA interface)   | 2.50   | 11    | 2.50   | 11    | 2.50   | 11    | 2.50   | 9     | ns   |
| B13  | CLKOUT to TS, BB High Z  | 7.58   | 21.58 | 6.25   | 20.25 | 5      | 19    | 3.80   | 14.04 | ns   |

## Table 8-2. Bus Operation Timings (Continued)

|      |  | 33 MHz |       | 40 MHz |     | 50 MHz |       | 66 MHz |       |      |
|------|--|--------|-------|--------|-----|--------|-------|--------|-------|------|
| Num  | Characteristic   | Min    | Мах   | Min    | Max | Min    | Max   | Min    | Max   | Unit |
| B13a | CLKOUT to $\overline{TA}$ , $\overline{BI}$ High Z (when driven by the Memory Controller or PCMCIA interface)                              | 2.50   | 15    | 2.50   | 15  | 2.50   | 15    | 2.50   | 15    | ns   |
| B14  | CLKOUT to TEA assertion  | 2.50   | 10    | 2.50   | 10  | 2.50   | 10    | 2.50   | 9     | ns   |
| B15  | CLKOUT to TEA High Z   | 2.50   | 15    | 2.50   | 15  | 2.50   | 15    | 2.50   | 15    | ns   |
| B16  | TA, BI valid to CLKOUT (Setup Time)  | 9.75   | -     | 9.75   | _   | 9.75   | -     | 6      | _     | ns   |
| B16a | TEA, KR, RETRY, CR valid to CLKOUT<br>(Setup Time)   | 10     | _     | 10     | _   | 10     | _     | 4.50   | _     | ns   |
| B16b | $\overline{\text{BB}}, \overline{\text{BG}}, \overline{\text{BR}},$ valid to CLKOUT (setup time) <sup>(5)</sup>                            | 8.50   | _     | 8.50   | _   | 8.50   | _     | 4      | _     | ns   |
| B17  | CLKOUT to TA, TEA, BI, BB, BG, BR valid (Hold Time)  | 1      | _     | 1      | _   | 1      | _     | 2      | _     | ns   |
| B17a | CLKOUT to KR, RETRY, CR valid (Hold Time)  | 2      | _     | 2      | _   | 2      | _     | 2      | _     | ns   |
| B18  | D(0:31), DP(0:3) valid to CLKOUT Rising Edge (Setup Time) <sup>(6)</sup>   | 6      | _     | 6      | _   | 6      | _     | 6      | _     | ns   |
| B19  | CLKOUT Rising Edge to D(0:31), DP(0:3) valid (Hold Time) <sup>(6)</sup>  | 1      | _     | 1      | _   | 1      | _     | 2      | _     | ns   |
| B20  | D(0:31), DP(0:3) valid to CLKOUT Falling Edge (Setup Time) <sup>(7)</sup>  | 4      | _     | 4      | _   | 4      | _     | 4      | _     | ns   |
| B21  | CLKOUT Falling Edge to D(0:31), DP(0:3) valid (Hold Time) <sup>(7)</sup>   | 2      | _     | 2      | _   | 2      | _     | 2      | _     | ns   |
| B22  | CLKOUT Rising Edge to $\overline{CS}$ asserted<br>-GPCM- ACS = 00  | 7.58   | 14.33 | 6.25   | 13  | 5      | 11.75 | 3.80   | 10.04 | ns   |
| B22a | CLKOUT Falling Edge to $\overline{CS}$ asserted<br>-GPCM- ACS = 11, TRLX = 0, EBDF = 0   | _      | 8     | _      | 8   | _      | 8     | _      | 8     | ns   |
| B22b | CLKOUT Falling Edge to $\overline{CS}$ asserted<br>-GPCM- ACS = 11, TRLX = 0, EBDF = 0   | 7.58   | 14.33 | 6.25   | 13  | 5      | 11.75 | 3.80   | 10.54 | ns   |
| B22c | CLKOUT Falling Edge to $\overline{CS}$ asserted<br>-GPCM- ACS = 11, TRLX = 0, EBDF = 1   | 10.86  | 17.99 | 8.88   | 16  | 7      | 14.13 | 5.18   | 12.31 | ns   |
| B23  | CLKOUT Rising Edge to $\overline{\text{CS}}$ negated<br>-GPCM- Read Access,<br>-GPCM- write access, ACS = '00', TRLX = '0' &<br>CSNT = '0' | 2      | 8     | 2      | 8   | 2      | 8     | 2      | 2     | ns   |
| B24  | A(0:31) and BADDR(28:30) to $\overline{CS}$ asserted<br>-GPCM- ACS = 10, TRLX = 0  | 5.58   | _     | 4.25   | _   | 3      | _     | 1.79   | _     | ns   |
| B24a | A(0:31) and BADDR(28:30) to $\overline{CS}$ asserted<br>-GPCM- ACS = 11, TRLX = 0  | 13.15  | _     | 10.5   | _   | 8      | _     | 5.58   | _     | ns   |
| B25  | CLKOUT Rising Edge to $\overline{\text{OE}}$ , $\overline{\text{WE}}$ (0:3) asserted   | -      | 9     | -      | 9   | _      | 9     | _      | 9     | ns   |
| B26  | CLKOUT Rising Edge to OE negated   | 2      | 9     | 2      | 9   | 2      | 9     | 2      | 9     | ns   |
| B27  | A(0:31) and BADDR(28:30) to $\overline{CS}$ asserted -GPCM- ACS = 10, TRLX = 1   | 35.88  | _     | 29.25  | -   | 23     | _     | 16.94  | _     | ns   |
| B27a | A(0:31) and BADDR(28:30) to $\overline{CS}$ asserted<br>-GPCM- ACS = 11, TRLX = 1  | 43.45  | _     | 35.50  | _   | 28     | _     | 20.73  | _     | ns   |
|      |  | 33    | MHz   | 40 MHz |     | 50 I  | MHz   | 66    | MHz   |      |
|------|--|-------|-------|--------|-----|-------|-------|-------|-------|------|
| Num  | Characteristic   | Min   | Max   | Min    | Max | Min   | Max   | Min   | Max   | Unit |
| B28  | CLKOUT rising edge to $\overline{WE}(0:3)$ negated GPCM write access CSNT = 0  | _     | 9     | _      | 9   | _     | 9     | _     | 9     | ns   |
| B28a | CLKOUT falling Edge to $\overline{WE}(0:3)$ negated<br>-GPCM- write access TRLX = 0, CSNT = 1,<br>EBDF = 0                                       | 7.58  | 14.33 | 6.25   | 13  | 5     | 11.75 | 3.8   | 10.54 | ns   |
| B28b | CLKOUT falling edge to $\overline{CS}$ negated<br>-GPCM- write access TRLX = '0', CSNT = '1',<br>ACS = 11, EBDF = 0                              | _     | 14.33 | _      | 13  | _     | 11.75 | _     | 10.54 | ns   |
| B28c | CLKOUT Falling Edge to $\overline{WE}(0:3)$ negated<br>-GPCM- write access TRLX = '0', CSNT = '1'<br>write access TRLX = 0, CSNT = 1, EBDF = 1   | 10.86 | 17.99 | 8.88   | 16  | 7     | 14.13 | 5.18  | 12.31 | ns   |
| B28d | CLKOUT Falling Edge to $\overline{CS}$ negated<br>-GPCM- write access TRLX = '0', CSNT = '1',<br>ACS = 10, or ACS = '11', EBDF = 1               | _     | 17.99 | _      | 16  | _     | 14.13 | _     | 12.31 | ns   |
| B29  | $\overline{\text{WE}}$ (0:3) negated to DP (0:3) High-Z<br>-GPCM- write access, CSNT = 0, EBDF = 0   | 5.58  | _     | 4.25   | _   | 3     | _     | 1.79  | _     | ns   |
| B29a | $\overline{\text{WE}}(0:3)$ negated to D(0:31), DP(0:3) High Z<br>-GPCM- write access, TRLX = '0', CSNT = 1',<br>EBDF = 0                        | 13.15 | _     | 10.5   | _   | 8     | _     | 5.58  | _     | ns   |
| B29b | $\overline{\text{CS}}$ negated to D(0:31), DP(0:3) High Z<br>-GPCM- write access, ACS = '00',<br>TRLX = '0' & CSNT = '0'                         | 5.58  | _     | 4.25   | _   | 3     | _     | 1.79  | _     | ns   |
| B29c | $\overline{\text{CS}}$ negated to D(0:31), DP(0:3) High Z<br>-GPCM- write access, TRLX = '0', CSNT = '1',<br>ACS = '11,', EBDF = 0               | 13.15 | _     | 10.5   | _   | 8     | _     | 5.58  | _     | ns   |
| B29d | $\overline{WE}$ (0:3) negated to D(0:31), DP(0:3) High Z<br>-GPCM- write access, TRLX = '1', CSNT = '1',<br>EBDF = 0                             | 43.45 | _     | 35.5   | _   | 28    |       | 20.73 | _     | ns   |
| B29e | $\overline{\text{CS}}$ negated to D (0:31), DP(0:3) High Z<br>-GPCM- write access, TRLX = 1, CSNT = 1,<br>ACS = 10, or ACS = 11 EBDF = 0         | 43.45 | _     | 35.5   | _   | 28    | _     | 29.73 | _     | ns   |
| B29f | $\overline{WE}$ (0:3) negated to D(0:31), DP(0:3) High Z<br>-GPCM- write access, TRLX = '0', CSNT = '1',<br>EBDF = 1                             | 8.86  | _     | 6.8    | _   | 5     | _     | 3.48  | _     | ns   |
| B29g | $\overline{\text{CS}}$ negated to D(0:31), DP(0:3) High Z<br>-GPCM- write access, TRLX = '0', CSNT = '1',<br>ACS = '10' or ACS = '11', EBDF = 1  | 8.86  | _     | 6.8    | _   | 5     | _     | 3.48  | _     | ns   |
| B29h | $\overline{WE}$ (0:3) negated to D(0:31), DP(0:3) High Z<br>-GPCM- write access, TRLX = '1', CSNT = '1',<br>EBDF = 1                             | 38.67 | _     | 31.38  | _   | 24.50 | _     | 17.83 | _     | ns   |
| B29i | $\overline{\text{CS}}$ negated to D(0:31), DP(0:3) High Z<br>-GPCM- write access, TRLX = '1', CSNT = '1',<br>ACS = '10' or ACS = '11 ', EBDF = 1 | 38.67 | _     | 31.38  | _   | 24.50 | _     | 17.83 | _     | ns   |
| B30  | $\overline{CS}$ , $\overline{WE}$ (0:3) negated to A(0:31), BADDR(28:30) invalid -GPCM- write $access^{(8)}$                                     | 5.58  | _     | 4.25   | _   | 3     | _     | 1.79  | _     |      |

|      |   | 33    | MHz   | 40 MHz |     | 50 I  | MHz   | 66    | MHz   |      |
|------|---|-------|-------|--------|-----|-------|-------|-------|-------|------|
| Num  | Characteristic  | Min   | Max   | Min    | Мах | Min   | Max   | Min   | Max   | Unit |
| B30a | $\overline{WE}(0:3) \text{ negated to } A(0:31), \text{ BADDR}(28:30)$<br>invalid -GPCM- write access, TRLX = '0',<br>CSNT = '1'.<br>$\overline{CS} \text{ negated to } A(0:31) \text{ invalid GPCM write}$<br>access, TRLX = '0', CSNT = '1', ACS = 10,<br>ACS = 11, EBDF = 0      | 13.15 | _     | 10.50  | _   | 8     | _     | 5.58  | _     | ns   |
| B30b | $\overline{WE}(0:3) \text{ negated to } A(0:31), \text{ BADDR}(28:30)$<br>invalid -GPCM- write access, TRLX = '1',<br>CSNT = '1'.<br>$\overline{CS} \text{ negated to } A(0:31) \text{ invalid}$<br>-GPCM- write access, TRLX = '1', CSNT = '1',<br>ACS = 10, ACS = '1 1', EBDF = 0 | 43.45 | _     | 35.50  | _   | 28    | _     | 20.73 | _     | ns   |
| B30c | $\overline{WE}$ (0:3) negated to A(0:31), BADDR(28:30)<br>invalid -GPCM- write access, TRLX = '0',<br>CSNT = '1'.<br>$\overline{CS}$ negated to A(0:31) invalid<br>-GPCM- write access, TRLX = '0', CSNT = '1',<br>ACS = 10, ACS = '11', EBDF = 1                                   | 8.36  | _     | 6.38   | _   | 4.50  | _     | 2.68  | _     | ns   |
| B30d | $\overline{WE}(0:3) \text{ negated to } A(0:31), \text{ BADDR}(28:30)$<br>invalid -GPCM- write access, TRLX = '1',<br>CSNT = '1'.<br>$\overline{CS} \text{ negated to } A(0:31) \text{ invalid}$<br>-GPCM- write access, TRLX = '1', CSNT = '1',<br>ACS = 10,ACS = '11', EBDF = 1   | 38.67 | _     | 31.38  | _   | 24.50 | _     | 17.83 | _     | ns   |
| B31  | CLKOUT Falling Edge to $\overline{CS}$ valid - as requested by control bit CST4 in the corresponding word in the UPM  | 1.5   | 6     | 1.50   | 6   | 1.50  | 6     | 1.50  | 6     | ns   |
| B31a | CLKOUT Falling Edge to $\overline{CS}$ valid - as requested by control bit CST1 in the corresponding word in the UPM  | 7.58  | 14.33 | 6.25   | 13  | 5     | 11.75 | 3.80  | 10.54 | ns   |
| B31b | CLKOUT Rising Edge to $\overline{\text{CS}}$ valid - as requested by control bit CST2 in the corresponding word in the UPM  | 1.50  | 8     | 1.50   | 8   | 1.50  | 8     | 1.50  | 8     | ns   |
| B31c | CLKOUT Rising Edge to $\overline{\text{CS}}$ valid - as requested by control bit CST3 in the corresponding word in the UPM  | 7.58  | 14.33 | 6.25   | 13  | 5     | 11.75 | 3.80  | 10.04 | ns   |
| B31d | CLKOUT Falling Edge to $\overline{CS}$ valid - as<br>requested by control bit CST1 in the<br>corresponding word in the UPM, EBDF = 1  | 13.26 | 17.99 | 11.28  | 16  | 9.40  | 14.13 | 7.58  | 12.31 | ns   |
| B32  | CLKOUT Falling Edge to $\overline{\text{BS}}$ valid - as requested by control bit BST4 in the corresponding word in the UPM   | 1.50  | 6     | 1.50   | 6   | 1.50  | 6     | 1.50  | 6     | ns   |
| B32a | CLKOUT Falling Edge to $\overline{\text{BS}}$ valid - as requested<br>by control bit BST1 in the corresponding word in<br>the UPM, EBDF = 0   | 7.58  | 14.33 | 6.25   | 13  | 5     | 11.75 | 3.80  | 10.54 | ns   |

|      |  | 33 I  | MHz   | 40 MHz 50 MHz |     | 66 I | 66 MHz |      |       |      |
|------|--|-------|-------|---------------|-----|------|--------|------|-------|------|
| Num  | Characteristic   | Min   | Max   | Min           | Max | Min  | Max    | Min  | Max   | Unit |
| B32b | CLKOUT Rising Edge to $\overline{\text{BS}}$ valid - as requested by control bit BST2 in the corresponding word in the UPM                     | 1.50  | 8     | 1.50          | 8   | 1.50 | 8      | 1.50 | 8     | ns   |
| B32c | CLKOUT Rising Edge to $\overline{\text{BS}}$ valid - as requested by control bit BST3 in the corresponding word in the UPM                     | 7.58  | 14.33 | 6.25          | 13  | 5    | 11.75  | 3.80 | 10.54 | ns   |
| B32d | CLKOUT Falling Edge to $\overline{BS}$ valid - as requested<br>by control bit BST1 in the corresponding word in<br>the UPM, EBDF = 1           | 13.26 | 17.99 | 11.28         | 16  | 9.40 | 14.13  | 7.58 | 12.31 | ns   |
| B33  | CLKOUT Falling Edge to GPL valid - as<br>requested by control bit GxT4 in the<br>corresponding word in the UPM                                 | 1.50  | 6     | 1.50          | 6   | 1.50 | 6      | 1.50 | 6     | ns   |
| B33a | CLKOUT Rising Edge to GPL valid - as requested by control bit GxT3 in the corresponding word in the UPM  | 7.58  | 14.33 | 6.25          | 13  | 5    | 11.75  | 3.80 | 10.54 | ns   |
| B34  | A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{CS}}$ valid as requested by control bit CST4 in the corresponding word in the UPM       | 5.58  | _     | 4.25          | _   | 3    | _      | 1.79 | _     | ns   |
| B34a | A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{CS}}$ valid as requested by control bit CST1 in the corresponding word in the UPM       | 13.15 | _     | 10.50         | -   | 8    | -      | 5.58 | -     | ns   |
| B34b | A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{CS}}$ valid as requested by control bit CST2 in the corresponding word in the UPM       | 20.73 | _     | 16.75         | _   | 13   | -      | 9.36 | -     | ns   |
| B35  | A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{BS}}$ valid as requested by control bit BST4 in the corresponding word in the UPM       | 5.58  | _     | 4.25          | _   | 3    | -      | 1.79 | -     | ns   |
| B35a | A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{BS}}$ valid as requested by control bit BST1 in the corresponding word in the UPM       | 13.15 | _     | 10.50         | _   | 8    | _      | 5.58 | _     | ns   |
| B35b | A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{BS}}$ valid<br>as requested by control bit BST2 in the<br>corresponding word in the UPM | 20.73 | _     | 16.75         | _   | 13   | _      | 9.36 | _     | ns   |
| B36  | A(0:31), BADDR(28:30), and D(0:31) to GPL valid as requested by control bit GxT4 in the corresponding word in the UPM                          | 5.58  | _     | 4.25          | _   | 3    | _      | 1.79 | _     | ns   |
| B37  | UPWAIT valid to CLKOUT Falling Edge <sup>(9)</sup>   | 6     | _     | 6             | _   | 6    | _      | 6    | _     | ns   |
| B38  | CLKOUT Falling Edge to UPWAIT valid <sup>(9)</sup>   | 1     | _     | 1             | _   | 1    | _      | 1    | _     | ns   |
| B39  | AS valid to CLKOUT Rising Edge <sup>(10)</sup>   | 7     | _     | 7             | _   | 7    | -      | 7    | _     | ns   |
| B40  | A(0:31), TSIZ(0:1), RD/WR, BURST, valid to CLKOUT Rising Edge.   | 7     | _     | 7             | _   | 7    | _      | 7    | _     | ns   |

|     |  | 33  | MHz | 40 I | MHz | 50 I | MHz | 66  | MHz |      |
|-----|--|-----|-----|------|-----|------|-----|-----|-----|------|
| Num | Characteristic   | Min | Max | Min  | Max | Min  | Max | Min | Max | Unit |
| B41 | $\overline{\text{TS}}$ valid to CLKOUT Rising Edge (SetUp Time). | 7   | -   | 7    | _   | 7    | -   | 7   | _   | ns   |
| B42 | CLKOUT Rising Edge to TS Valid (Hold Time).                      | 2   | _   | 2    | -   | 2    | -   | 2   | _   | ns   |
| B43 | AS negation to Memory Controller Signals Negation                | _   | TBD | _    | TBD | _    | TBD | _   | TBD | ns   |

Notes: 1. Phase and frequency jitter performance results are only valid if the input jitter is less than the prescribed value.

- 2. If the rate of change of the frequency of EXTAL is slow (i.e. it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (i.e. it does not stay at an extreme value for a long time) then the maximum allowed jitter on EXTAL can be up to 2%
- 3. The timings specified in B4 and B5 are based on full strength clock.
- 4. The timing for BR output is relevant when the PC860 is selected to work with the external bus arbiter. The timing for BG output is relevant when the PC860 is selected to work with internal bus arbiter.
- 5. The timing required for BR input is relevant when the TSPC860 is selected to work with internal bus arbiter. The timing for BG input is relevant when the TSPC860 is selected to work with internal bus arbiter.
- 6. The D (0:31) and DP (0:3) input timings B20 and B21 refer to the rising edge of the CLKOUT in which the TA input signal is asserted.
- The D (0:31) and DP (0:3) input timings B20 and B21 refer to the falling edge of the CLKOUT. This timing is valid only for read accesses controlled by chip-selects under control of the UPM in the Memory Controller, for data beats where DLT3 = 1 in the UPM RAM words. (This is only the cases where data is latched on the falling edge of CLKOUT).
- 8. The timing B30 refers to  $\overline{CS}$  when ACS = 00 and to  $\overline{WE}$  (0:3) when CSNT = 0
- 9. The signal UPWAIT is considered asynchronous to the CLKOUT and synchronized internally. The timings specified in B37 and B38 are specified to enable the freeze of the UPM output signals as described in Figure 8-16.
- 10. The AS signal is considered asynchronous to the CLKOUT. The timing B39 is specified in order to allow the behavior specified in Figure 8-19.







### Figure 8-3. Synchronous Output Signals Timing









Figure 8-6. Input Data Timing in Normal Case









**Figure 8-8.** External Bus Read Timing (GPCM Controlled – ACS = '00')







**Figure 8-10.** External Bus Read Timing (GPCM Controlled – TRLX = '0' ACS = '11')







Figure 8-12. External Bus Write Timing (GPCM controlled – TRLX = '0', CSNT = '0')



Figure 8-13. External Bus Write Timing (GPCM controlled – TRLX = '0', CSNT = '1')



Figure 8-14. External Bus Write Timing (GPCM controlled – TRLX = '1', CSNT = '1')



#### Figure 8-15. External Bus Timing (UPM Controlled Signals)

Figure 8-16. Asynchronous UPWAIT Asserted Detection in UPM Handled Cycles Timing





#### Figure 8-17. Asynchronous UPWAIT Negated Detection in UPM Handled Cycles Timing







Figure 8-19. Asynchronous External Master Memory Access Timing (GPCM Controlled – ACS = '00')





#### Table 8-3. Interrupt Timing

|        |  | All Frequence             | cies |      |
|--------|--|---------------------------|------|------|
| Number | Characteristic <sup>(1)</sup>                  | Min                       | Max  | Unit |
| 139    | IRQx Valid to CLKOUT Rising Edge (Set Up Time) | 6                         | _    | ns   |
| 140    | IRQx Hold Time After CLKOUT                    | 2                         | _    | ns   |
| 141    | IRQx Pulse Width Low                           | 3                         | _    | ns   |
| 142    | IRQx Pulse Width High                          | 3                         | _    | ns   |
| 143    | IRQx Edge to Edge Time                         | 4 × T <sub>CLOCKOUT</sub> | _    | _    |

Notes: 1. The timings I39 and I40 describe the testing conditions under which the IRQ lines are tested when being defined as level sensitive. The IRQ lines are synchronized internally and do not have to be asserted or negated with reference to the CLK-OUT.

The timings I41, I42 and I43 are specified to allow the correct function of the IRQ lines detection circuitry, and has no direct relation with the total system interrupt latency that the TSPC860 is able to support.



#### Figure 8-21. Interrupt Detection Timing for External Level Sensitive Lines





#### Table 8-4.PCMCIA Timing

|     |  | 33    | MHz   | 40 I  | MHz   | 50 I | MHz | 66 I  | MHz   |      |
|-----|--|-------|-------|-------|-------|------|-----|-------|-------|------|
| Num | Characteristic   | Min   | Мах   | Min   | Max   | Min  | Мах | Min   | Max   | Unit |
| P44 | A(0:31), REG valid to PCMCIA Strobe asserted <sup>(1)</sup>  | 20.73 | _     | 16.75 | _     | 13   | _   | 9.36  | _     | ns   |
| P45 | A(0:31), REG valid to ALE negation <sup>(1)</sup>            | 28.30 | _     | 23    | _     | 18   | _   | 13.15 | _     | ns   |
| P46 | CLKOUT to REG valid  | 7.58  | 15.58 | 6.25  | 14.25 | 5    | 13  | 3.79  | 11.84 | ns   |
| P47 | CLKOUT to REG Invalid  | 8.58  | -     | 7.25  | -     | 6    | _   | 4.84  | -     | ns   |
| P48 | CLKOUT to $\overline{CE}1$ , $\overline{CE}2$ asserted       | 7.58  | 15.58 | 6.25  | 14.25 | 5    | 13  | 3.79  | 11.84 |      |
| P49 | CLKOUT to $\overline{CE}1$ , $\overline{CE}2$ negated        | 7.58  | 15.58 | 6.25  | 14.25 | 5    | 13  | 3.79  | 11.84 | ns   |
| P50 | CLKOUT to PCOE, IORD, PCWE, IOWR assert time                 |       | 11    |       | 11    |      |     |       |       | ns   |
| P51 | CLKOUT to PCOE, IORD, PCWE, IOWR negate time                 | 2     | 11    | 2     | 11    |      |     |       |       | ns   |
| P52 | CLKOUT to ALE assert time                                    | 7.58  | 15.58 | 6.25  | 14.25 | 5    | 13  | 3.79  | 11.04 | ns   |
| P53 | CLKOUT to ALE negate time                                    | _     | 15.58 | -     | 14.25 | _    | 13  | -     | 11.84 | ns   |
| P54 | PCWE, IOWR negated to D(0:31) invalid <sup>(1)</sup>         | 5.58  | -     | 4.25  | -     | 3    | _   | 1.79  | _     | ns   |
| P55 | WAITA and WAITB valid to CLKOUT rising $e^{(1)}$             | 8     | _     | 8     | _     | 8    | _   | 8     | _     | ns   |
| P56 | CLKOUT rising edge to WAITA and WAITB invalid <sup>(1)</sup> | 2     | -     | 2     | _     | 2    | -   | 2     | _     | ns   |

Notes: 1. PSST = 1. Otherwise add PSST times cycle time.

2. PSHT = 1. Otherwise add PSHT times cycle time.

These synchronous timings define when the WAITx signals are detected in order to freeze (or relieve) the PCMCIA current cycle. The WAITx assertion will be effective only if it is detected 2 cycles before the PSL timer expiration.



Figure 8-23. PCMCIA Access Cycles Timing External Bus Read



### Figure 8-24. PCMCIA Access Cycles Timing External Bus Write





### **Table 8-5.**PCMCIA Port Timing

|     |  | 33 I  | 33 MHz |       | 40 MHz |     | 50 MHz |       | 66 MHz |      |
|-----|--|-------|--------|-------|--------|-----|--------|-------|--------|------|
| Num | Characteristic                             | Min   | Max    | Min   | Max    | Min | Max    | Min   | Max    | Unit |
| P57 | CLKOUT to OPx Valid                        | -     | 19     | -     | 19     | -   | 19     | -     | 19     | ns   |
| P58 | HRESET negated to OPx drive <sup>(1)</sup> | 25.73 | -      | 21.75 | _      | 18  | -      | 14.36 | _      | ns   |
| P59 | IP_Xx valid to CLKOUT Rising Edge          | 5     | -      | 5     | _      | 5   | _      | 5     | _      | ns   |
| P60 | CLKOUT Rising Edge to IP_Xx invalid        | 1     | -      | 1     | -      | 1   | -      | 1     | -      | ns   |

Note: 1. OP2 and OP3 only.







### Figure 8-27. PCMCIA Input Port Timing



### Table 8-6.Debug Port Timing

|     |                             | All Freq                     | uencies |      |
|-----|-----------------------------|------------------------------|---------|------|
| Num | Characteristic              | Min                          | Мах     | Unit |
| P61 | DSCK Cycle Time             | 3 × T <sub>CLOCKOUT</sub>    | _       | -    |
| P62 | DSCK Clock Pulse Width      | 1.25 × T <sub>CLOCKOUT</sub> | _       | _    |
| P63 | DSCK Rise and Fall Times    | 0                            | 3       | ns   |
| P64 | DSDI Input Data Setup Time  | 8                            | _       | ns   |
| P65 | DSDI Data Hold Time         | 5                            | _       | ns   |
| P66 | DSCK Low to DSDO Data Valid | 0                            | 15      | ns   |
| P67 | DSCK Low to DSDO Invalid    | 0                            | 2       | ns   |

## Figure 8-28. Debug Port Clock Input Timing



### Figure 8-29. Debug Port Timings



### Table 8-7.RESET Timing

|     |   | 33 M   | Hz  | 40 M | Hz  | 50 M | Hz  | 66 M   | Hz  |      |
|-----|---|--------|-----|------|-----|------|-----|--------|-----|------|
| Num | Characteristic  | Min    | Max | Min  | Max | Min  | Max | Min    | Max | Unit |
| R69 | CLKOUT to HRESET high impedance   | _      | 20  | _    | 20  | _    | 20  | _      | 20  | ns   |
| R70 | CLKOUT to SRESET high impedance   | -      | 20  | _    | 20  | _    | 20  | _      | 20  | ns   |
| R71 | RSTCONF pulse width   | 515.15 | _   | 425  |     | 340  | _   | 257.58 | _   | ns   |
| R72 | -   | -      | _   | _    | _   | _    | _   | _      | -   | -    |
| R73 | Configuration Data to HRESET rising edge set up time                                      | 504.55 | _   | 425  | Ι   | 350  | _   | 277.27 | Ι   | ns   |
| R74 | Configuration Data to RSTCONF rising edge set up time                                     | 350    | _   | 350  | Ι   | 350  | _   | 350    | Ι   | ns   |
| R75 | Configuration Data hold time after<br>RSTCONF negation                                    | 0      | _   | 0    | Ι   | 0    | _   | 0      | Ι   | ns   |
| R76 | Configuration Data hold time after HRESET negation  | 0      | _   | 0    | Ι   | 0    | _   | 0      | Ι   | ns   |
| R77 | HRESET and RSTCONF asserted to Data out drive   | _      | 25  | _    | 25  | _    | 25  | _      | 25  | ns   |
| R78 | RSTCONF negated to Data out high impedance.   | _      | 25  | _    | 25  | _    | 25  | _      | 25  | ns   |
| R79 | CLKOUT of last rising edge before chip<br>tristates HRESET to Data out high<br>impedance. | -      | 25  | _    | 25  | -    | 25  | _      | 25  | ns   |
| R80 | DSDI, DSCK set up   | 90.91  | _   | 75   | -   | 60   | -   | 45.45  | Ι   | ns   |
| R81 | DSDI, DSCK hold time  | 0      | _   | 0    | -   | 0    | _   | 0      | -   | ns   |
| R82 | SRESET negated to CLKOUT rising edge for DSDI and DSCK sample                             | 242.42 | _   | 200  | _   | 160  | _   | 121.21 | _   | ns   |

### Figure 8-30. Reset Timing – Configuration from Data Bus





Figure 8-31. Reset Timing – TSPC860 Data Bus Weak Drive during Configuration

Figure 8-32. Reset Timing – Debug Port Configuration IEEE 1149.1 Electrical Specifications



#### Table 8-8. JTAG Timing

|     |  | All Frequ | encies |      |
|-----|--|-----------|--------|------|
| Num | Characteristic                         | Min       | Max    | Unit |
| J82 | TCK Cycle Time                         | 100       | -      | ns   |
| J83 | TCK Clock Pulse Width Measured at 1.5V | 40        | _      | ns   |
| J84 | TCK Rise and Fall Times                | 0         | 10     | ns   |
| J85 | TMS, TDI Data Setup Time               | 5         | _      | ns   |
| J86 | TMS, TDI Data Hold Time                | 25        | _      | ns   |
| J87 | TCK Low to TDO Data Valid              | _         | 27     | ns   |
| J88 | TCK Low to TDO Data Invalid            | 0         | _      | ns   |
| J89 | TCK low to TDO high impedance          | _         | 20     | ns   |
| J90 | TRST Assert Time                       | 100       | _      | ns   |
| J91 | TRST Setup Time to TCK Low             | 40        | _      | ns   |

#### Table 8-8. JTAG Timing (Continued)

|     |  | All Frequ | encies |      |
|-----|--|-----------|--------|------|
| Num | Characteristic   | Min       | Max    | Unit |
| J92 | TCK Falling Edge to Output Valid                       | _         | 50     | ns   |
| J93 | TCK Falling Edge to Output Valid out of High Impedance | _         | 50     | ns   |
| J94 | TCK Falling Edge to Output High Impedance              | -         | 50     | ns   |
| J95 | Boundary Scan Input Valid to TCK Rising Edge           | 50        | _      | ns   |
| J96 | TCK Rising Edge to Boundary Scan Input Invalid         | 50        | _      | ns   |

### Figure 8-33. JTAG Test Clock Input Timing



#### Figure 8-34. JTAG – Test Access Port Timing Diagram



#### Figure 8-35. JTAG – TRST Timing Diagram



#### Figure 8-36. Boundary Scan (JTAG) Timing Diagram



## 9. CPM Electrical Characteristics

## 9.1 **PIP/PIO AC Electrical Specifications**

Table 9-1.PIP/PIO Timing

|     |   | All Frequ               | encies |      |
|-----|---|-------------------------|--------|------|
| Num | Characteristic  | Min                     | Max    | Unit |
| 21  | Data-In Setup Time to STBI Low  | 0                       | _      | ns   |
| 22  | Data-In Hold Time to STBI High  | 2.5 - t3 <sup>(1)</sup> | _      | clk  |
| 23  | STBI Pulse Width  | 1.5                     | _      | clk  |
| 24  | STBO Pulse Width  | 1 clk - 5 ns            | _      | ns   |
| 25  | Data-Out Setup Time to STBO Low                                       | 2                       | _      | clk  |
| 26  | Data-Out Hold Time from STBO High                                     | 5                       | _      | clk  |
| 27  | STBI Low to STBO Low (Rx Interlock)                                   | _                       | 2      | clk  |
| 28  | STBI Low to STBO High (Tx Interlock)                                  | 2                       | _      | clk  |
| 29  | Data-In Setup Time to Clock Low                                       | 15                      | _      | ns   |
| 30  | Data-In Hold Time from Clock Low                                      | 7.5                     | -      | ns   |
| 31  | Clock High to Data-Out Valid (CPU Writes Data, Control, or Direction) | _                       | 25     | ns   |

Note: 1. t3 = Specification 23



Figure 9-1. PIP RX (Interlock Mode) Timing Diagram









Figure 9-4. PIP TX (Pulse Mode) Timing Diagram







### Table 9-2. Port C Interrupt Timing

|  | ≥ 33.34 MHz  |  |  |
|--|--|--|--|
| Characteristic   | Min  | Max  | Unit   |
| Port C interrupt pulse width low (edge-triggered mode) | 55   | _  | ns   |
| Port C interrupt minimum time between active edges     | 55   | _  | ns   |
|  | Characteristic         Port C interrupt pulse width low (edge-triggered mode)         Port C interrupt minimum time between active edges | ≥ 33.3         Characteristic         Min         Port C interrupt pulse width low (edge-triggered mode)         55         Port C interrupt minimum time between active edges | ≥ 33.34 MHz       Characteristic     Min     Max       Port C interrupt pulse width low (edge-triggered mode)     55     -       Port C interrupt minimum time between active edges     55     - |

Note: 1. External bus frequency of greater than or equal to 33.34 MHz

### Figure 9-6. Port C Interrupt Detection Timing



| Table 9-3. | IDMA Controlle | er AC Electrical Specifications |
|------------|----------------|---------------------------------|
|------------|----------------|---------------------------------|

|     |  | All Frequencies |     |      |
|-----|--|-----------------|-----|------|
| Num | Characteristic   | Min             | Max | Unit |
| 40  | DREQ Setup Time to Clock High  | 7               | _   | ns   |
| 41  | DREQ Hold Time from Clock High   | 3               | _   | ns   |
| 42  | SDACK Assertion Delay from Clock High  | -               | 12  | ns   |
| 43  | SDACK Negation Delay from Clock Low  | _               | 12  | ns   |
| 44  | SDACK Negation Delay from TA Low   | _               | 20  | ns   |
| 45  | SDACK Negation Delay from Clock High   | _               | 15  | ns   |
| 46  | $\overline{TA}$ Assertion to Falling Edge of the Clock Setup Time (applies to external $\overline{TA}$ ) | 7               | _   | ns   |





**Figure 9-8.** SDACK Timing Diagram – Peripheral Write, TA Sampled Low at the Falling Edge of the Clock





Figure 9-9. SDACK Timing Diagram – Peripheral Write, TA Sampled High at the Falling Edge of the Clock

#### Figure 9-10. SDACK Timing Diagram – Peripheral Read



|     |                         | All Frequencies |     |      |
|-----|-------------------------|-----------------|-----|------|
| Num | Characteristic          | Min             | Мах | Unit |
| 50  | BRGO Rise and Fall Time | -               | 10  | ns   |
| 51  | BRGO Duty Cycle         | 40              | 60  | %    |
| 52  | BRGO Cycle              | 40              | _   | ns   |

#### Table 9-4. Baud Rate Generator AC Electrical Specifications

### Figure 9-11. Baud Rate Generator Timing Diagram



#### Table 9-5. Timer AC Electrical Specifications

|     |                              | All Frequencies |     |      |
|-----|------------------------------|-----------------|-----|------|
| Num | Characteristic               | Min             | Мах | Unit |
| 61  | TIN/TGATE Rise and Fall Time | 10              | -   | ns   |
| 62  | TIN/TGATE Low Time           | 1               | _   | clk  |
| 63  | TIN/TGATE High Time          | 2               | _   | clk  |
| 64  | TIN/TGATE Cycle Time         | 3               | -   | clk  |
| 65  | CLKO High to TOUT Valid      | 3               | 25  | ns   |

### Figure 9-12. CPM General-Purpose Timers Timing Diagram



|        |   | All Frequencies |                 |        |
|--------|---|-----------------|-----------------|--------|
| Number | Characteristic  | Min             | Мах             | Unit   |
| 70     | L1RCLK, L1TCLK Frequency (DSC = $0$ ) <sup>(1)(3)</sup>             | -               | SYNCCLK/2.5     | MHz    |
| 71     | L1RCLK, L1TCLK Width Low $(DSC = 0)^{(3)}$                          | P+10            |                 | ns     |
| 71A    | L1RCLK, L1TCLK Width High (DSC = $0$ ) <sup>(2)</sup>               | P+10            | -               | ns     |
| 72     | L1TXD, L1ST(1-4), L1RQ, L1CLKO Rise/Fall Time                       | -               | 15              | ns     |
| 73     | L1RSYNC, L1TSYNC Valid to L1CLK Edge (SYNC Setup Time)              | 20              | _               | ns     |
| 74     | L1CLK Edge to L1RSYNC, L1TSYNC Invalid (SYNC Hold Time)             | 35              | _               | ns     |
| 75     | L1RSYNC, L1TSYNC Rise/Fall Time                                     | -               | 15              | ns     |
| 76     | L1RXD Valid to L1CLK Edge (L1RXD Setup Time)                        | 17              | _               | ns     |
| 77     | L1CLK Edge to L1RXD Invalid (L1RXD Hold Time)                       | 13              | _               | ns     |
| 78     | L1CLK Edge to L1ST(1-4) Valid <sup>(4)</sup>                        | 10              | 45              | ns     |
| 78A    | L1SYNC Valid to L1ST(1-4) Valid                                     | 10              | 45              | ns     |
| 79     | L1CLK Edge to L1ST(1-4) Invalid                                     | 10              | 45              | ns     |
| 80     | L1CLK Edge to L1TXD Valid   | 10              | 55              | ns     |
| 80A    | L1TSYNC Valid to L1TXD Valid <sup>(4)</sup>                         | 10              | 55              | ns     |
| 81     | L1CLK Edge to L1TXD High Impedance                                  | 0               | 42              | ns     |
| 82     | L1RCLK, L1TCLK Frequency (DSC = 1)                                  | _               | 16 or SYNCCLK/2 | MHz    |
| 83     | L1RCLK, L1TCLK Width Low (DSC = 1)                                  | P+10            | _               | ns     |
| 83A    | L1RCLK, L1TCLK Width High $(DSC = 1)^{(2)}$                         | P+10            | _               | ns     |
| 84     | L1CLK Edge to L1CLKO Valid (DSC = 1)                                | _               | 30              | ns     |
| 85     | L1RQ Valid Before Falling Edge of L1TSYNC <sup>(4)</sup>            | 1               | _               | L1TCLK |
| 86     | L1GR Setup Time <sup>(3)</sup>                                      | 42              | _               | ns     |
| 87     | L1GR Hold Time  | 42              | _               | ns     |
| 88     | L1CLK Edge to L1SYNC Valid (FSD = 00, CNT = 0000, BYT = 0, DSC = 0) | _               | 0               | ns     |

#### Table 9-6. Serial Interface AC Electrical Specifications

Notes: 1. The ratio SyncCLK/L1RCLK must be greater than 2.5/1.

2. Where P = 1/CLKOUT. Thus for a 25 MHz CLKO1 rate, P = 40 ns.

3. These specs are valid for IDL mode only.

4. The strobes and T  $\times$  D on the first bit of the frame become valid after L1CLK edge or L1SYNC, whichever comes later.



### Figure 9-13. SI Receive Timing Diagram with Normal Clocking (DSC = 0)



### **Figure 9-14.** SI Receive Timing with Double-Speed Clocking (DSC = 1)



### Figure 9-15. SI Transmit Timing Diagram (DSC = 0)







## 9.2 SCC In NMSI Mode Electrical Specifications

#### Table 9-7. NMSI External Clock Timing

|     |  | All Frequencies |     |      |
|-----|--|-----------------|-----|------|
| Num | Characteristic                                       | Min             | Мах | Unit |
| 100 | RCLK1 and TCLK1 Width High <sup>(1)</sup>            | 1/SYNCCLK       | -   | ns   |
| 101 | RCLK1 and TCLK1 Width Low                            | 1/SYNCCLK + 5   | -   | ns   |
| 102 | RCLK1 and TCLK1 Rise/Fall Time                       | _               | 15  | ns   |
| 103 | TXD1 Active Delay (From TCLK1 Falling Edge)          | 0               | 50  | ns   |
| 104 | RTS1 Active/Inactive Delay (From TCLK1 Falling Edge) | 0               | 50  | ns   |
| 105 | CTS1 Setup Time to TCLK1 Rising Edge                 | 5               | _   | ns   |
| 106 | RXD1 Setup Time to RCLK1 Rising Edge                 | 5               | _   | ns   |
| 107 | RXD1 Hold Time from RCLK1 Rising Edge <sup>(2)</sup> | 5               | _   | ns   |
| 108 | CD1 Setup Time to RCLK1 Rising Edge                  | 5               | _   | ns   |

Notes: 1. The ratio SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater or equal to 2.25/1.

2. Also applies to  $\overline{\text{CD}}$  and  $\overline{\text{CTS}}$  hold time when they are used as an external sync signals.

#### Table 9-8.NMSI Internal Clock Timing

|     |  | All Frequencies |           |      |
|-----|--|-----------------|-----------|------|
| Num | Characteristic                                       | Min             | Мах       | Unit |
| 100 | RCLK1 and TCLK frequency1 <sup>(1)</sup>             | 0               | SYNCCLK/3 | MHz  |
| 102 | RCLK1 and TCLK1 Rise/Fall Time                       | _               | -         | ns   |
| 103 | TXD1 Active Delay (From TCLK1 Falling Edge)          | 0               | 30        | ns   |
| 104 | RTS1 Active/Inactive Delay (From TCLK1 Falling Edge) | 0               | 30        | ns   |
| 105 | CTS1 Setup Time to TCLK1 Rising Edge                 | 40              | -         | ns   |
| 106 | RXD1 Setup Time to RCLK1 Rising Edge                 | 40              | -         | ns   |
| 107 | RXD1 Hold Time from RCLK1 Rising Edge <sup>(2)</sup> | 0               | -         | ns   |
| 108 | CD1 Setup Time to RCLK1 Rising Edge                  | 40              | -         | ns   |

Notes: 1. The ratios SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater or equal to 3/1

2. Also applies to  $\overline{\text{CD}}$  and  $\overline{\text{CTS}}$  hold time when they are used as an external sync signals.








#### Figure 9-20. HDLC Bus Timing Diagram



#### Table 9-9. Ethernet Electrical Specifications

|        |   | All Freque |     |      |
|--------|---|------------|-----|------|
| Number | Characteristic  | Min        | Мах | Unit |
| 120    | CLSN Width High   | 40         | -   | ns   |
| 121    | RCLK1 Rise/Fall Time  | -          | 15  | ns   |
| 122    | RCLK1 Width Low   | 40         | _   | ns   |
| 123    | RCLK1 Clock Period <sup>(1)</sup>                               | 80         | 120 | ns   |
| 124    | RXD1 Setup Time   | 20         | _   | ns   |
| 125    | RXD1 Hold Time  | 5          | _   | ns   |
| 126    | RENA Active Delay (From RCLK1 Rising Edge of the Last Data Bit) | 10         | _   | ns   |
| 127    | RENA Width Low  | 100        | _   | ns   |
| 128    | TCLK1 Rise/Fall Time  | _          | 15  | ns   |
| 129    | TCLK1 Width Low   | 40         | _   | ns   |
| 130    | TCLK1 Clock Period <sup>(1)</sup>                               | 99         | 101 | ns   |
| 131    | TXD1 Active Delay (From TCLK1 Rising Edge)                      | 10         | 50  | ns   |
| 132    | TXD1 Inactive Delay (From TCLK1 Rising Edge)                    | 10         | 50  | ns   |
| 133    | TENA Active Delay (From TCLK1 Rising Edge)                      | 10         | 50  | ns   |
| 134    | TENA Inactive Delay (From TCLK1 Rising Edge)                    | 10         | 50  | ns   |
| 135    | RSTRT Active Delay (From TCLK1 Falling Edge)                    | 10         | 50  | ns   |
| 136    | RSTRT Inactive Delay (From TCLK1 Falling Edge)                  | 10         | 50  | ns   |
| 137    | REJECT Width Low  | 1          | _   | CLK  |
| 138    | CLKO1 Low to SDACK Asserted <sup>(2)</sup>                      | -          | 20  | ns   |
| 139    | CLKO1 Low to SDACK Negated <sup>(2)</sup>                       | -          | 20  | ns   |

Notes: 1. The ratio SyncCLK/RCLK1 and SyncCLK/TCLK1 must be greater or equal to 2/1

2. SDACK is asserted whenever the SDMA writes the incoming frame DA into memory.





Figure 9-22. Ethernet Receive Timing Diagram







- Notes: 1. Transmit clock invert (TCI) bit in GSMR is set.
  - 2. If RENA is deasserted before TENA, or RENA is not asserted at all during transmit, then the CSL bit is set in the buffer descriptor at the end of the frame transmission.



## Figure 9-24. CAM Interface Receive Start Timing Diagram

Figure 9-25. CAM Interface REJECT Timing Diagram



| Table 9-10  | SMC Transparent AC Electrical specifications |
|-------------|--|
| Table 3-10. |  |

|        |  | All Freq |     |      |
|--------|--|----------|-----|------|
| Number | Characteristic                               | Min      | Мах | Unit |
| 150    | SMCLK Clock Period <sup>(1)</sup> 100 –      |          |     |      |
| 151    | SMCLK Width Low                              | 50       | _   | ns   |
| 151A   | SMCLK Width High 50 –                        |          | ns  |      |
| 152    | SMCLK Rise/Fall Time – 15                    |          | ns  |      |
| 153    | SMTXD active delay (from SMCLK falling edge) | 10       | 50  | ns   |
| 154    | SMRXD/SMSYNC setup time                      | 20       | _   | ns   |
| 155    | RXD1/SMSYNC1 Hold Time                       | 5        | ns  |      |

Note: 1. The ratio SYNCCLK/SMCLK must be greater or equal to 2/1.

Figure 9-26. SMC Transparent Timing Diagram



Note: 1. This delay is equal to an integer number of "character length" clocks.

| Table 9-11. | SPI Master AC Electrical Specifications |
|-------------|---|
|-------------|---|

|        |                                     | All Freq |      |                  |
|--------|-------------------------------------|----------|------|------------------|
| Number | Characteristic                      | Min      | Мах  | Unit             |
| 160    | Master Cycle Time                   | 4        | 1024 | t <sub>cyc</sub> |
| 161    | Master Clock (SCK) High or Low Time | 2        | 512  | t <sub>cyc</sub> |
| 162    | Master Data Setup Time (Inputs)     | 50       | _    | ns               |
| 163    | Master Data Hold Time (Inputs)      | 0        | _    | ns               |
| 164    | Master Data Valid (After SCK Edge)  | _        | 20   | ns               |
| 165    | Master Data Hold Time (Outputs) 0 – |          | _    | ns               |
| 166    | Rise Time Output                    | _        | 15   | ns               |
| 167    | Fall Time Output                    | - 15     |      |                  |





Figure 9-28. SPI Master (CP = 1) Timing Diagram



## Table 9-12. SPI Slave AC Electrical Specifications

|        |   | All Freq  |     |      |
|--------|---|---|-----|------|
| Number | Characteristic  | Min   | Мах | Unit |
| 170    | Slave Cycle Time 2 –  |   |     |      |
| 171    | Slave Enable Lead Time                                      | 15  | _   | ns   |
| 172    | Slave Enable Lag Time                                       | 15  | _   | ns   |
| 173    | Slave Clock (SPICLK) High or Low Time                       | 1   | _   | tcyc |
| 174    | Slave Sequential Transfer Delay (Does Not Require Deselect) | e Sequential Transfer Delay (Does Not Require<br>elect) 1 - |     | tcyc |
| 175    | Slave Data Setup Time (Inputs)                              | 20  | _   | ns   |
| 176    | Slave Data Hold Time (Inputs)                               | 20  | _   | ns   |
| 177    | Slave Access Time   | _   | 50  | ns   |

Figure 9-29. SPI Slave (CP = 0) Timing Diagram





#### Figure 9-30. SPI Slave (CP = 1) Timing Diagram

| <b>Table 9-13.</b> I <sup>2</sup> ( | CAC Electrical Specifications – SCL < 100 kH | Z |
|-------------------------------------|--|---|
|-------------------------------------|--|---|

|        |   | All Fre |     |      |
|--------|---|---------|-----|------|
| Number | Characteristic                              | Min     | Мах | Unit |
| 200    | SCL Clock Frequency (SLAVE)                 | 0       | 100 | KHz  |
| 200    | SCL Clock Frequency (MASTER) <sup>(1)</sup> | 1.5     | 100 | KHz  |
| 202    | Bus Free Time Between Transmissions         | 4.7     | -   | μs   |
| 203    | LOW Period of SCL                           | 4.7     | -   | μs   |
| 204    | HIGH Period of SCL                          | 4.0     | -   | μs   |
| 205    | START Condition Setup Time                  | 4.7     | -   | μs   |
| 206    | START Condition Hold Time 4.0 –             |         | μs  |      |
| 207    | DATA Hold Time                              | 0       | -   | μs   |
| 208    | DATA Setup Time                             | 250     | -   | ns   |
| 209    | SDL/SCL Rise Time                           | -       | 1   | μs   |
| 210    | SDL/SCL Fall Time                           | -       | 300 | ns   |
| 211    | STOP Condition Setup Time                   | 4.7     | -   | μs   |

Notes: 1. SCL frequency is given by SCL = BRGCLK\_frequency/((BRG register + 3 × pre\_scaler × 2) The ratio SYNCCLK/(BRGCLK/pre\_scaler) must be greater or equal to 4/1.

| Num | Characteristic Expression                   |      | Min             | Max           | Unit |
|-----|---|------|-----------------|---------------|------|
| 200 | SCL Clock Frequency (SLAVE)                 | fSCL | 0               | BRGCLK/48     | Hz   |
| 200 | SCL Clock Frequency (MASTER) <sup>(1)</sup> | fSCL | BRGCLK/16512    | BRGCLK/48     | Hz   |
| 202 | Bus Free Time Between Transmissions         |      | 1/(2.2 × fSCL)  | _             | s    |
| 203 | LOW Period of SCL                           |      | 1/(2.2 × fSCL)  | _             | s    |
| 204 | HIGH Period of SCL                          |      | 1/(2.2 × fSCL)  | -             | s    |
| 205 | START Condition Setup Time                  |      | 1/(2.2 × fSCL)  | _             | s    |
| 206 | START Condition Hold Time                   |      | 1/(2.2 × fSCL)  | -             | s    |
| 207 | DATA Hold Time                              |      | 0               | _             | s    |
| 208 | DATA Setup Time                             |      | 1/(40 × fSCL)   | _             | s    |
| 209 | SDL/SCL Rise Time                           |      | _               | 1/(10 × fSCL) | s    |
| 210 | SDL/SCL Fall Time                           |      | _               | 1/(33 × fSCL) | s    |
| 211 | STOP Condition Setup Time                   |      | 1/2(2.2 × fSCL) | _             | s    |

 Table 9-14.
 I<sup>2</sup>C AC Electrical Specifications – SCL > 100 kHz

Notes: 1. SCL frequency is given by SCL = BrgClk\_frequency/((BRG register + 3) × pre\_scaler The ratio SYNCCLK/(BRG\_CLK/pre\_scaler) must be greater or equal to 4/1.

#### Figure 9-31. I<sup>2</sup>C Bus Timing Diagram



## **10. Preparation For Delivery**

## 10.1 Packaging

Microcircuits are prepared for delivery in accordance with MIL-PRF-38535.

## 10.2 Certificate of Compliance

e2v offers a certificate of compliances with each shipment of parts, affirming the products are in compliance either with MIL-STD-883 and guarantying the parameters not tested at temperature extremes for the entire temperature range.

## **11. Power Consideration**

The average chip-junction temperature, Tj, in °C can be obtained from the equation:

 $Tj = T_A + (P_D \cdot O_{JA})$ 

where

T<sub>A</sub> = Ambient temperature, °C

 $O_{JA}$  = Package thermal resistance, junction to ambient, °C/W

 $P_{D} = P_{INT} + P_{I/O}$ 

 $P_{INT} = I_{DD} \times V_{DD}$ , watts – chip internal power

 $P_{I/O}$  = Power dissipation on input and output pins – user determined

For most applications  $P_{I/O} < 0.3 \cdot P_{INT}$  and can be neglected. If  $P_{I/O}$  is neglected, an approximate relationship between  $P_D$  and  $T_J$  is:

(2)

(3)

(1)

 $P_{\rm D} = K \div (T_{\rm J} + 273^{\circ}{\rm C})$ 

Solving equations (1) and (2) for K gives:

 $\mathsf{K} = \mathsf{P}_{\mathsf{D}} \cdot \mathsf{T} \left( \mathsf{T}_{\mathsf{A}} + 273^{\circ}\mathsf{C} \right) + \mathsf{O}_{\mathsf{J}\mathsf{A}} \cdot \mathsf{P}_{\mathsf{D}}^{2}$ 

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring  $P_D$  (at equilibrium) for a known  $T_A$ . Using this value of K, the values of  $P_D$  and  $T_J$  can be obtained by solving equations (1) and (2) iteratively for any value of  $T_A$ .

## 11.1 Layout Practices

Each  $V_{DD}$  pin on the TSPC860 should be provided with a low-impedance path to the board's supply. Each GND pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The  $V_{DD}$  power supply should be bypassed to ground using at least four 0.1 µF bypass capacitors located as close as possible to the four sides of the package. The capacitor leads and associated printed circuit traces connecting to chip  $V_{DD}$  and GND should be kept to less than half an inch per capacitor lead. A four-layer board, employing two inner layers as  $V_{DD}$  and GND planes is recommended.

All output pins on the TSPC860 have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized in order to minimize undershoot and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data busses. Maximum PC trace lengths of six inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypass-ing becomes especially critical in systems with higher capacitive loads because these loads create higher transient current in the V<sub>DD</sub> and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins.

## **12. Functional Units Description**

The TSPC860 PowerQUICC integrates the Embedded PowerPC Core with high performance, low power peripherals to extend the Freescale Data Communications family of embedded processors even farther into high end communications and networking products.

The TSPC860 PowerQUICC is comprised of three modules which all use the 32-bit internal bus: the Embedded PowerPC Core, the System Integration Unit (SIU), and the Communication Processor Module (CPM). The TSPC860 PowerQUICC block diagram is shown in Figure 1-1.

## 12.1 Embedded PowerPC Core

The Embedded PowerPC Core is compliant with the Book 1 specification for the PowerPC architecture. The Embedded PowerPC Core is a fully static design that consists of two functional blocks; the integer block and the load/store block. It executes all integer and load/store operations directly on the hardware. The core supports integer operations on a 32-bit internal data path and 32-bit arithmetic hardware. The core interface to the internal and external buses is 32 bits. The core uses a two instruction load/store queue, a four instruction prefetch queue, and a six instruction history buffer. The core does branch folding and branch prediction with conditional pre-fetch but without conditional execution. The Embedded PowerPC Core can operate on 32-bit external operands with one bus cycle.

The PowerPC integer block supports  $32 \times 32$ -bit fixed point general purpose registers. It can execute one integer instruction each clock cycle. Each element in the integer block is clocked only when valid data is present in the data queue ready for operation. This assures that the power consumption of the device is held to the absolute minimum required to perform an operation.

The Embedded PowerPC Core is integrated with MMU's as well as 4 kbyte instruction and data caches. Each MMU provides a 32 entry, fully associative instruction and data TLB, with multiple page sizes of: 4 KB, 16 KB, 512 KB, 256 KB and 8 MB. It will support 16 virtual address spaces with 8 protection groups. Three special registers are available as scratch registers to support software table walk and update. The instruction cache is 4 kilobytes, two-way, set associative with physical addressing. It allows single cycle access on hit with no added latency for miss. It has four words per line, supporting burst line fill using Least Recently Used (LRU) replacement. The cache can be locked on a per line basis for application critical routines.

The data cache is 4 kilobytes, two-way, set associative with physical addressing. It allows single cycle access on hit with one added clock latency for miss. It has four words per line, supporting burst line fill using LRU replacement. The cache can be locked on a per line basis for application critical routines. The data cache can be programmed to support copy-back or write-through via the MMU. The inhibit mode can be programmed per MMU page.

The Embedded PowerPC Core with its Instruction and data caches delivers approximately 52 MIPS at 40 MHz, using Dhrystone 2.1, based on the assumption that it is issuing one instruction per cycle with a cache hit rate of 94%.

The Embedded PowerPC Core contains a much improved debug interface that provides superior debug capabilities without causing any degradation in the speed of operation. This interface supports six watch-point pins that are used to detect software events. Internally it has eight comparators, four of which operate on the effective address on the address bus. The remaining four comparators are split, with two comparators the effective address on the data bus, and two comparators operating on the data on the data bus. The Embedded PowerPC Core can compare using =,  $\neq$ , <, > conditions to generate watch-points. Each watchpoint can then generate a breakpoint that can be programmed to trigger in a programmable number of events.

## 12.2 System Interface Unit (SIU)

The SIU on the TSPC860 PowerQUICC integrates general-purpose features useful in almost any 32-bit processor system, enhancing the performance provided by the system integration module (SIM) on the TS68EN360 QUICC device.

Although the Embedded PowerPC Core is always a 32-bit device internally, it may be configured to operate with an 8-, 16- or 32-bit data bus. Regardless of the choice of the system bus size, dynamic bus sizing is supported. Bus sizing allows 8-, 16-, and 32-bit peripherals and memory to exist in the 32-bit system bus mode. The SIU also provides power management functions, Reset control, PowerPC decrementer, PowerPC time base and PowerPC real time clock.

The memory controller will support up to eight memory banks with glueless interfaces to DRAM, SRAM, SSRAM, EPROM, Flash EPROM, SRDRAM, EDO and other peripherals with two-clock access to external SRAM and bursting support. It provides variable block sizes from 32 kilobytes to 256 megabytes. The memory controller will provide 0 to 15 wait states for each bank of memory and can use address type matching to qualify each memory bank access. It provides four byte enable signals for varying width devices, one output enable signal and one boot chip select available at reset.

The DRAM interface supports port sizes of 8, 16, and 32 bits. Memory banks can be defined in depths of 256K, 512k, 1M, 2M, 4M, 8M, 16M, 32M, or 64M for all port sizes. In addition the memory depth can be defined as 64K and 128K for 8-bit memory or 128M and 256M for 32-bit memory. The DRAM controller supports page mode access for successive transfers within bursts. The TSPC860 will support a glueless interface to one bank of DRAM while external buffers are required for additional memory banks. The refresh unit provides CAS before RAS, a programmable refresh timer, refresh active during external reset, disable refresh modes, and stacking up to 7 refresh cycles. The DRAM interface uses a programmable state machine to support almost any memory interface.

#### 12.2.1 PCMCIA Controller

The PCMCIA interface is a master (socket) controller and is compliant with release 2.1. The interface will support up to two independent PCMCIA sockets requiring only external transceivers/buffers. The interface provides 8 memory or I/O windows where each window can be allocated to a particular socket. If only one PCMCIA port is being used, the unused PCMCIA port may be used as general-purpose input with interrupt capability.

#### 12.2.2 Power Management

The TSPC860 PowerQUICC supports a wide range of power management features including Full On, Doze, Sleep, Deep Sleep, and Low Power Stop. In Full On mode the TSPC860 processor is fully powered with all internal units operating at the full speed of the processor. A Gear mode is provided which is determined by a clock divider, allowing the OS to reduce the operational frequency of the processor. Doze mode disables core functional units other than the time base decrementer, PLL, memory controller, RTC, and then places the CPM in low power standby mode. Sleep mode disables everything except the RTC and PIT, leaving the PLL for lower power but slower wake-up. Low Power Stop disables all logic in the processor except the minimum logic required to restart the device, providing the lowest power consumption but requiring the longest wake-up time.

#### 12.2.3 Communications Processor Module (CPM)

The TSPC860 PowerQUICC is the next generation TS68EN360 QUICC and like its predecessor implements a dual processor architecture. This dual processor architecture provides both a high performance general purpose processor for application programming use as well as a special purpose communication processor (CPM) uniquely designed for communications needs.

The CPM contains features that allow the TSPC860 PowerQUICC to excel in communications and networking products as did the TS68EN360 QUICC which preceded it. These features may be divided into three sub-groups:

- Communications Processor (CP)
- Sixteen Independent DMA (SDMA) Controllers
- Four General-Purpose Timers

The CP provides the communication features of the TSPC860 PowerQUICC. Included are a RISC processor, four Serial Communication Controllers (SCC) four Serial Management Controllers (SMC), one Serial Peripheral Interface (SPI), one I<sup>2</sup> Interface, 5 kilobytes of dual-port RAM, an interrupt controller, a time slot assigner, three parallel ports, a parallel interface port, four independent baud rate generators, and sixteen serial DMA channels to support the SCCs, SMCs, SPI, and I<sup>2</sup>C.

The SDMAs provide two channels of general-purpose DMA capability for each communications channel. They offer high-speed transfers, 32-bit data movement, buffer chaining, and independent request and acknowledge logic.

The four general-purpose timers on the CPM are identical to the timers found on the MC68360 and still support the internal cascading of two timers to form a 32-bit timer.

The TSPC860 PowerQUICC maintains the best features of the TS68EN360 QUICC, while making changes required to provide for the increased flexibility, integration, and performance requested by customers demanding the performance of the powerPC architecture. The addition of a Multiply-And-Accumulate (MAC) function on the CPM further enhances the TSPC860 PowerQUICC, enabling various modem and DSP applications. Because the CPM architectural approach remains intact between the TSPC860 PowerQUICC and the TS68EN360 QUICC, a user of the TS68EN360 QUICC can easily become familiar with the TSPC860 PowerQUICC.

## 12.3 Software Compatibility Issues

The following list summarizes the major software differences between the TS68EN360 QUICC and the TSPC860 PowerQUICC:

- Since the TSPC860 PowerQUICC uses an Embedded PowerPC Core, code written for the TS68EN360 must be recompiled for the PowerPC instruction set. Code which accesses the TS68EN360 peripherals requires only minor modifications for use with the TSPC860. Although the functions performed by the PowerQUICC SIU are similar to those performed by the QUICC SIM, the initialization sequence for the SIU is different and therefore code that accesses the SIU must be rewritten. Many developers of 68K compilers now provide compilers which also support the PowerPC architecture.
- The addition of the MAC function to the TSPC860 CPM block to support the needs of higher performance communication software is the only major difference between the CPM on the TS68EN360 and that on the TSPC860. Therefore the registers used to initialize the QUICC CPM are similar to the TSPC860 CPM, but there are some minor changes necessary for supporting the MAC function.
- When porting code from the TS68EN360 CPM to the TSPC860 CPM, the software writer will find new options for hardware breakpoint on CPU commands, address, and serial request which are useful for software debugging. Support for single step operation with all the registers of the CPM visible makes software development for the CPM on the TSPC860 processor even simpler.

## 12.4 TSPC860 PowerQUICC Glueless System Design

A fundamental design goal of the TSPC860 PowerQUICC was ease of interface to other system components. Figure 9-30 on page 80 shows a system configuration that offers one EPROM, one flash EPROM, and supports two DRAM SIMMs. Depending on the capacitance on the system bus, external buffers may be required. From a logic standpoint, however, a glueless system is maintained.





## **13. Preparation for Delivery**

## 13.1 Marking

Each microcircuit is legible and permanently marked with the following information at minimum:

- e2v logo
- Manufacturer's part number
- Class B identification if applicable
- Date-code of inspection lot
- ESD identifier if available
- Country of manufacturing

## 13.2 Packaging

Microcircuits are prepared for delivery in accordance with MIL-PRF-38535.

## 13.3 Certificate of Compliance

e2v offers a certificate of compliances with each shipment of parts, affirming the products are in compliance either with MIL-STD-883 and guarantying the parameters not tested at temperature extremes for the entire temperature range.

## 13.4 Handling

MOS devices must be handled with certain precautions to avoid damage due to accumulation of static charge. Input protection devices have been designed in the chip to minimize the effect of this static buildup. However, the following handling practices are recommended:

- a) Devices should be handled on benches with conductive and grounded surfaces
- b) Ground test equipment, tools and operator
- c) Do not handle devices by the leads
- d) Store devices in conductive foam or carriers
- e) Avoid use of plastic, rubber, or silk in MOS areas
- f) Maintain relative humidity above 50% if practical

## 14. Package Mechanical Data

## 14.1 Package Parameters

The TSPC860 uses a 25 mm  $\times$  25 mm, 357 pin Plastic Ball Grid Array (PBGA) package. The plastic package parameters are as provided in the following list.

| Package Outline            | 25 mm × 25 mm   |
|----------------------------|---|
| Interconnects              | 357   |
| Pitch                      | 1.27 mm   |
| Solder Ballis              | 62 Sn/36 Pb/2 Ag  |
| Solder Balls ROHS          | 95.5 Sn/3.8 Ag/0.7 Cu   |
| Solder Balls Diameter      | 0.60 mm – 0.90 mm   |
| Maximum Module Height      | 2.75 mm   |
| Co-planarity Specification | 0.20 mm   |
| Maximum Force              | 6.0 lbs. total, uniformly distributed over package (5.4 grams/ball) |

## 15. Package Dimensions



Figure 15-1. Mechanical Dimensions and Bottom Surface Nomenclature of the ZQ PBGA Package (ROHS and leaded versions)

## 16. Definitions

## 16.1 Life Support Applications

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. e2v customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify e2v for any damages resulting from such improper use or sale.

## **17. Ordering Information**

| XX                             | 860                |         | У                                       | XX                                | У                  | n  | х                                |
|--------------------------------|--------------------|---------|---|-----------------------------------|--------------------|--|----------------------------------|
| Product<br>Code <sup>(1)</sup> | Part<br>Identifier | Version | Temperature<br>Range: TC <sup>(1)</sup> | Package <sup>(1)</sup>            | Screening<br>Level | Max Internal<br>Processor Speed <sup>(1)</sup> | Revision<br>Level <sup>(1)</sup> |
| TS(X)PC <sup>(2)</sup>         | 860                | SR      | M: -55°C, +125°C<br>V: -40°C, 110°C     | ZQ: PBGA leaded<br>ZQY: PBGA RoHS | U: Upscreening     | 66: 66 MHz                                     | D: rev D.4                       |

Notes: 1. For availability of the different versions, contact your local e2v sales office.

2. The letter X in the part number designates a "Prototype" product that has not been qualified by e2v. Reliability of a TSX partnumber is not guaranteed and such part-number shall not be used in Flight Hardware. Product changes may still occur while shipping prototypes.

## **18. Document Revision History**

Table 18-1 provides a revision history for this hardware specification.

|                    |         | ,   |
|--------------------|---------|---|
| Revision<br>Number | Date    | Substantive Change(s)   |
| D                  | 03/2012 | <ul> <li>Introducing the RoHS version of the PBGA package (ZQY package code)</li> <li>Removed the obsolete ZP package version discontinued several years ago</li> </ul> |
| С                  | 03/2007 | Name change from Atmel to e2v<br>Ordering information update  |
| В                  | 12/2004 | Add ZQ package<br>See "Ordering Information" on page 89.  |
| А                  | 2001    | Initial revision  |

| Table 18-1. | <b>Document Revision</b> | History |
|-------------|--------------------------|---------|
|             |                          |         |

## **Table of Contents**

|                         | Featu   | Features1   |  |  |  |
|-------------------------|---|---|--|--|--|
|                         | Desc  | ription1  |  |  |  |
|                         | Scree   | ening/Quality   |  |  |  |
| 1                       | Gene  | ral Description2  |  |  |  |
| 2                       | Main Features   |   |  |  |  |
| 3                       | Pin A   | ssignment5  |  |  |  |
|                         | 3.1   | Plastic Ball Grid Array   |  |  |  |
| 4                       | Signa   | al Description  |  |  |  |
| 5                       | System Bus Signals9   |   |  |  |  |
|                         | 5.1   | Active Pull-up Buffers26  |  |  |  |
|                         | 5.2   | Internal Pull-up and Pull-down Resistors27  |  |  |  |
|                         | 5.3   | Recommended Basic Pin Connections27   |  |  |  |
|                         | 5.4   | Signal States During Hardware Reset29   |  |  |  |
| 6                       | Detai   | led Specifications  |  |  |  |
|                         |   |   |  |  |  |
| 7                       | Appl  | cable Documents 30  |  |  |  |
| 7                       | <b>Appl</b><br>7.1  | <i>cable Documents</i>  |  |  |  |
| 7                       | <b>Appl</b><br>7.1<br>7.2   | <i>cable Documents</i>  |  |  |  |
| 7<br>8                  | Apple<br>7.1<br>7.2<br>Elect  | icable Documents30Design and Construction30Absolute Maximum Ratings30rical Characteristics32  |  |  |  |
| 7<br>8                  | Appl.<br>7.1<br>7.2<br>Elect<br>8.1   | icable Documents       30         Design and Construction       30         Absolute Maximum Ratings       30         rical Characteristics       32         General Requirements       32   |  |  |  |
| 7<br>8                  | Appl<br>7.1<br>7.2<br>Elect<br>8.1<br>8.2   | icable Documents30Design and Construction30Absolute Maximum Ratings30rical Characteristics32General Requirements32DC Electrical Specifications32  |  |  |  |
| 7<br>8                  | Apple<br>7.1<br>7.2<br>Elect<br>8.1<br>8.2<br>8.3   | icable Documents30Design and Construction30Absolute Maximum Ratings30rical Characteristics32General Requirements32DC Electrical Specifications32AC Electrical Specifications Control Timing34   |  |  |  |
| 7<br>8<br>9             | Appl<br>7.1<br>7.2<br>Elect<br>8.1<br>8.2<br>8.3<br>CPM   | icable Documents30Design and Construction30Absolute Maximum Ratings30rical Characteristics32General Requirements32DC Electrical Specifications32AC Electrical Specifications Control Timing34Electrical Characteristics59   |  |  |  |
| 7<br>8<br>9             | Apple<br>7.1<br>7.2<br>Elect<br>8.1<br>8.2<br>8.3<br>CPM<br>9.1   | icable Documents30Design and Construction30Absolute Maximum Ratings30rical Characteristics32General Requirements32DC Electrical Specifications32AC Electrical Specifications Control Timing34Electrical Characteristics59PIP/PIO AC Electrical Specifications59   |  |  |  |
| 7<br>8<br>9             | Apple<br>7.1<br>7.2<br><b>Elect</b><br>8.1<br>8.2<br>8.3<br><b>CPM</b><br>9.1<br>9.2  | icable Documents30Design and Construction30Absolute Maximum Ratings30rical Characteristics32General Requirements32DC Electrical Specifications32AC Electrical Specifications Control Timing34Electrical Characteristics59PIP/PIO AC Electrical Specifications59SCC In NMSI Mode Electrical Specifications72   |  |  |  |
| 7<br>8<br>9<br>10       | Apple<br>7.1<br>7.2<br>Elect<br>8.1<br>8.2<br>8.3<br>CPM<br>9.1<br>9.2<br>Prepa   | icable Documents30Design and Construction30Absolute Maximum Ratings30rical Characteristics32General Requirements32DC Electrical Specifications32AC Electrical Specifications Control Timing34Electrical Characteristics59PIP/PIO AC Electrical Specifications59SCC In NMSI Mode Electrical Specifications72aration For Delivery81   |  |  |  |
| 7<br>8<br>9<br>10       | Apple<br>7.1<br>7.2<br>Elect<br>8.1<br>8.2<br>8.3<br><b>CPM</b><br>9.1<br>9.2<br><b>Prep</b><br>10.1                        | icable Documents30Design and Construction30Absolute Maximum Ratings30rical Characteristics32General Requirements32DC Electrical Specifications32AC Electrical Specifications Control Timing34Electrical Characteristics59PIP/PIO AC Electrical Specifications59SCC In NMSI Mode Electrical Specifications72aration For Delivery81Packaging81  |  |  |  |
| 7<br>8<br>9<br>10       | Apple<br>7.1<br>7.2<br>Elect<br>8.1<br>8.2<br>8.3<br><b>CPM</b><br>9.1<br>9.2<br><b>Prep</b><br>10.1<br>10.2                | icable Documents30Design and Construction30Absolute Maximum Ratings30rical Characteristics32General Requirements32DC Electrical Specifications32AC Electrical Specifications Control Timing34Electrical Characteristics59PIP/PIO AC Electrical Specifications59SCC In NMSI Mode Electrical Specifications72aration For Delivery81Packaging81Certificate of Compliance81                   |  |  |  |
| 7<br>8<br>9<br>10<br>11 | Apple<br>7.1<br>7.2<br>Elect<br>8.1<br>8.2<br>8.3<br><b>CPM</b><br>9.1<br>9.2<br><b>Prep</b><br>10.1<br>10.2<br><b>Powe</b> | icable Documents30Design and Construction30Absolute Maximum Ratings30rical Characteristics32General Requirements32DC Electrical Specifications32AC Electrical Specifications Control Timing34Electrical Characteristics59PIP/PIO AC Electrical Specifications59SCC In NMSI Mode Electrical Specifications72aration For Delivery81Packaging81Certificate of Compliance81er Consideration82 |  |  |  |

| 12 | Functional Units Description                   | 82 |
|----|--|----|
|    | 12.1 Embedded PowerPC Core                     | 83 |
|    | 12.2 System Interface Unit (SIU)               | 83 |
|    | 12.3 Software Compatibility Issues             | 85 |
|    | 12.4 TSPC860 PowerQUICC Glueless System Design | 86 |
| 13 | Preparation for Delivery                       | 86 |
|    | 13.1 Marking                                   | 86 |
|    | 13.2 Packaging                                 | 86 |
|    | 13.3 Certificate of Compliance                 | 87 |
|    | 13.4 Handling                                  | 87 |
| 14 | Package Mechanical Data                        | 87 |
|    | 14.1 Package Parameters                        | 87 |
| 15 | Package Dimensions                             | 88 |
| 16 | Definitions                                    | 89 |
|    | 16.1 Life Support Applications                 | 89 |
| 17 | Ordering Information                           | 89 |
| 18 | Document Revision History                      | 89 |

# e2v

## How to reach us

Home page: www.e2v.com

#### Sales offices:

## Europe Regional sales office e2v ltd 106 Waterhouse Lane Chelmsford Essex CM1 2QU England Tel: +44 (0)1245 493493

Fax: +44 (0)1245 492492 mailto: enquiries@e2v.com

#### e2v sas

16 Burospace F-91572 Bièvres Cedex France Tel: +33 (0) 16019 5500 Fax: +33 (0) 16019 5529 mailto: enquiries-fr@e2v.com

#### e2v gmbh

Industriestraße 29 82194 Gröbenzell Germany Tel: +49 (0) 8142 41057-0 Fax: +49 (0) 8142 284547 mailto: enquiries-de@e2v.com

#### Americas

e2v inc 520 White Plains Road Suite 450 Tarrytown, NY 10591 USA Tel: +1 (914) 592 6050 or 1-800-342-5338, Fax: +1 (914) 592-5148 mailto: enquiries-na@e2v.com

#### Asia Pacific

e2v Itd 11/F., Onfem Tower, 29 Wyndham Street, Central, Hong Kong Tel: +852 3679 364 8/9 Fax: +852 3583 1084 mailto: enquiries-ap@e2v.com

#### **Product Contact:**

e2v Avenue de Rochepleine BP 123 - 38521 Saint-Egrève Cedex France Tel: +33 (0)4 76 58 30 00 **Hotline**: mailto: std-hotline@e2v.com

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.