e2V

# PC7410 PowerPC 7410 RISC Microprocessor

# **Datasheet**

#### **Features**

- 22.8 SPECint95 (Estimated), 17SPECfp95 at 500 MHz (Estimated)
- 917MIPS at 500 MHz
- Selectable Bus Clock (14 CPU Bus Dividers Up To 9x)
- Seven Selectable Core-to-L2 Frequency Divisors
- Selectable 603 Interface Voltage Below 3.3V (1.8V, 2.5V)
- Selectable L2 interface of 1.8V or 2.5V
- P<sub>D</sub> Typical 5.3W at 500 MHz, Full Operating Conditions
- . Nap, Doze and Sleep Modes for Power Saving
- Superscalar (Four Instructions Fetched per Clock Cycle)
- 4 GB Direct Addressing Range
- Virtual Memory: 4 hexabytes (2<sup>52</sup>)
- 64-bit Data and 32-bit Address Bus Interface
- 32 KB Instruction and Data Cache
- Eight Independent Execution Units and Three Register Files
- · Write-back and Write-through Operations
- f<sub>INT</sub> Max = 450 MHz 500 MHz
- f<sub>BUS</sub> Max = 133 MHz

# PC7410 E2V III

# **Description**

The PC7410 is the second microprocessor that uses the fourth (G4) full implementation of the Power Architecture<sup>™</sup> Reduced Instruction Set Computer (RISC) architecture. It is fully JTAG-compliant.

The PC7410 maintains some of the characteristics of G3 microprocessors:

- . The design is superscalar, capable of issuing three instructions per clock cycle into eight independent execution units
- The microprocessor provides four software controllable power-saving modes and a thermal assist unit management
- The microprocessor has separate 32-Kbyte, physically-addressed instruction and data caches with dedicated L2 cache interface with on-chip L2 tags

In addition, the PC7410 integrates full hardware-based multiprocessing capability, including a 5-state cache coherency protocol (4 MESI states plus a fifth state for shared intervention) and an implementation of the new AltiVec<sup>®</sup> technology instruction set.


New features have been developed to make latency equal for double-precision and single-precision floating-point operations involving multiplication. Additionally, in memory subsystem (MSS) bandwidth, the PC7410 offers an optional, high-bandwidth MPX bus interface. Unlike the PC7400, the PC7410 does not support the 3.3V I/O on the L2 cache interface.

# **Screening**

- CBGA Upscreenings Based on e2v Standards
- Full Military Temperature Range ( $T_J = -55^{\circ} \, C$ , +125° C), Industrial Temperature Range ( $T_J = -40^{\circ} \, C$ , +110° C)
- CI-CGA Package Version, HiTCE Package Version

## 1. Block Diagram

Figure 1-1. PC7410 Microprocessor Block Diagram



#### 2. General Parameters

Table 2-1 provides a summary of the general parameters of the PC7410.

Table 2-1. Device Parameters

Parameter	Description
Technology	0.18 μm CMOS, six-layer metal
Die size	6.32 mm × 8.26 mm (52 mm <sup>2</sup> )
Transistor count	10.5 million
Logic design	Fully-static
Packages	Surface-mount 360 Ceramic Ball Grid Array (CBGA) Surface mount 360 high coefficient of thermal expansion ceramic ball grid array (HiTCE) Surface mount 360-column Ci-CGA Package
Core power supply	$1.8V \pm 100$ mV dc or $1.5V \pm 50$ mV dc (nominal; see Table 6-3 on page 11 for Recommended Operating Conditions)
I/O power supply	1.8V $\pm$ 100 mV dc or 2.5V $\pm$ 100 mV 3.3V $\pm$ 165 mV (603 bus only) <sup>(1)</sup> (input thresholds are configuration pin selectable)

Note: 1. 3.3V I/O bus not supported for 1.5V core power supply processor version.

#### 3. Overview

This section summarizes features of the PC7410's implementation of the Power Architecture. Major features of the PC7410 are as follows:

- Branch Processing Unit
  - Four instructions fetched per clock
  - One branch processed per cycle (plus resolving two speculations)
  - Up to one speculative stream in execution, one additional speculative stream in fetch
  - 512-entry Branch History Table (BHT) for dynamic prediction
  - 64-entry, 4-way set associative Branch Target Instruction Cache (BTIC) for eliminating branch delay slots
- Dispatch Unit
  - Full hardware detection of dependencies (resolved in the execution units)
  - Dispatch two instructions to eight independent units (system, branch, load/store, fixed-point unit 1, fixed-point unit 2, floating-point, AltiVec permute, AltiVec ALU)
  - Serialization control (predispatch, postdispatch, execution serialization)
- Decode
  - Register file access
  - Forwarding control
  - Partial instruction decode

#### Completion

- 8-entry completion buffer
- Instruction tracking and peak completion of two instructions per cycle
- Completion of instructions in program order while supporting out-of-order instruction execution, completion serialization and all instruction flow changes
- Fixed-point Units (FXUs) that Share 32 GPRs for Integer Operands
  - Fixed-point Unit 1 (FXU1): multiply, divide, shift, rotate, arithmetic, logical
  - Fixed-point Unit 2 (FXU2)—shift, rotate, arithmetic, logical
  - Single-cycle arithmetic, shifts, rotates, logical
  - Multiply and divide support (multi-cycle)
  - Early out multiply
- Three-stage Floating-point Unit and a 32-entry FPR File
  - Support for IEEE-754 standard single- and double-precision floating-point arithmetic
  - Three-cycle latency, one-cycle throughput (single or double precision)
  - Hardware support for divide
  - Hardware support for denormalized numbers
  - Time deterministic non-IEEE mode
- System Unit
  - Executes CR logical instructions and miscellaneous system instructions
  - Special register transfer instructions
- AltiVec Unit
  - Full 128-bit data paths
  - Two dispatchable units: vector permute unit and vector ALU unit
  - Contains its own 32-entry 128-bit Vector Register File (VRF) with six renames
  - The vector ALU unit is further sub-divided into the Vector Simple Integer Unit (VSIU), the Vector Complex Integer Unit (VCIU) and the Vector Floating-point Unit (VFPU)
  - Fully pipelined
- Load/Store Unit
  - One-cycle load or store cache access (byte, half-word, word, double-word)
  - Two-cycle load latency with one-cycle throughput
  - Effective address generation
  - Hits under misses (multiple outstanding misses)
  - Single-cycle unaligned access within double-word boundary
  - Alignment, zero padding, sign extend for integer register file
  - Floating-point internal format conversion (alignment, normalization)
  - Sequencing for load/store multiples and string operations
  - Store gathering
  - Executes the cache and TLB instructions
  - Big- and little-endian byte addressing supported
  - Misaligned little-endian supported

- Supports FXU, FPU, and AltiVec load/store traffic
- Complete support for all four architecture AltiVec DST streams
- Level 1 (L1) Cache Structure
  - 32K 32-byte line, 8-way set associative instruction cache (iL1)
  - 32K 32-byte line, 8-way set associative data cache (dL1)
  - Single-cycle cache access
  - Pseudo Least-recently-used (LRU) replacement
  - Data cache supports AltiVec LRU and transient instructions algorithm
  - Copy-back or write-through data cache (on a page-per-page basis)
  - Supports all Power Architecture memory coherency modes
  - Non-blocking instruction and data cache
  - Separate copy of data cache tags for efficient snooping
  - No snooping of instruction cache except for ICBI instruction
- Level 2 (L2) Cache Interface
  - Internal L2 cache controller and tags; external data SRAMs
  - 512K, 1M and 2-Mbyte 2-way set associative L2 cache support
  - Copyback or write-through data cache (on a page basis or for all L2)
  - 32-byte (512K), 64-byte (1M), or 128-byte (2M) sectored line size
  - Supports pipelined (register-register) synchronous burst SRAMs and pipelined (register-register) late-write synchronous burst SRAMs
  - Supports direct mapped mode for 256K, 512K, 1M or 2 Mbytes of SRAM (either all, half or none of L2 SRAM must be configured as direct mapped
  - Core-to-L2 frequency divisors of ÷1, ÷1.5, ÷2, ÷2.5, ÷3, ÷3.5, and ÷4 supported
  - 64-bit data bus which also support 32-bits bus mode
  - Selectable interface voltages of 1.8V and 2.5V
- Memory Management Unit
  - 128 entry, 2-way set associative instruction TLB
  - 128 entry, 2-way set associative data TLB
  - Hardware reload for TLBs
  - Four instruction BATs and four data BATs
  - Virtual memory support for up to four petabytes (2<sup>52</sup>) of virtual memory
  - Real memory support for up to four gigabytes (2<sup>32</sup>) of physical memory
  - Snooped and invalidated for TLBI instructions
- Efficient Data Flow
  - All data buses between VRF, load/store unit, dL1, iL1, L2 and the bus are 128 bits wide
  - dL1 is fully pipelined to provide 128 bits per cycle to/from the VRF
  - L2 is fully pipelined to provide 128 bits per L2 clock cycle to the L1s
  - Up to eight outstanding out-of-order cache misses between dL1 and L2/bus
  - Up to seven outstanding out-of-order transactions on the bus

- Load folding to fold new dL1 misses into older outstanding load and store misses to the same line
- Store miss merging for multiple store misses to the same line. Only coherency action taken (i.e., address only) for store misses merged to all 32 bytes of a cache line (no data tenure needed)
- Two-entry finished store queue and four-entry completed store queue between load/store unit and dL1
- Separate additional queues for efficient buffering of outbound data (castouts, write throughs, etc.) from dL1 and L2

#### • Bus Interface

- MPX bus extension to 60X processor interface
- Mode-compatible with 60x processor interface
- 32-bit address bus
- 64-bit data bus
- Bus-to-core frequency multipliers of 2x, 2.5x, 3x, 3.5x, 4x, 4.5x, 5x, 5.5x, 6x, 6.5x, 7x, 7.5x, 8x, 9x supported
- Selectable interface voltages of 1.8V, 2.5V and 3.3V

#### Power Management

- Low-power design with thermal requirements very similar to PC740 and PC750
- Low voltage 1.8V or 1.5V processor core
- Selectable interface voltages of 1.8V can reduce power in output buffers
- Three static power saving modes: doze, nap, and sleep
- Dynamic power management

#### Testability


- LSSD scan design
- IEEE 1149.1 JTAG interface
- Array Built-in Self Test (ABIST) factory test only
- Redundancy on L1 data arrays and L2 tag arrays

#### • Reliability and Serviceability

- Parity checking on 60x and L2 cache buses

# 4. Signal Description

Figure 4-1. PC7410 Microprocessor Signal Groups



#### 5. Detailed Specification

This specification describes the specific requirements for the microprocessor PC7410 in compliance with e2v standard screening.

### 6. Applicable Documents

- 1. MIL-STD-883: Test methods and procedures for electronics
- 2. MIL-PRF-38535: Appendix A: General specifications for microcircuits

The microcircuits are in accordance with the applicable documents and as specified herein.

#### 6.1 Design and Construction

#### 6.1.1 Terminal Connections

Depending on the package, the terminal connections are as shown in Table 12-1 on page 33, Table 6-3 on page 11 and Figure 4-1 on page 8.

#### 6.2 Absolute Maximum Ratings

**Table 6-1.** Absolute Maximum Ratings<sup>(1)</sup>

Symbol	Characteristic	Value	Unit
V <sub>DD</sub>	Core supply voltage	-0.3 to 2.1 <sup>(4)</sup>	V
$AV_DD$	PLL supply voltage	-0.3 to 2.1 <sup>(4)</sup>	V
L2AV <sub>DD</sub>	L2 DLL supply voltage	-0.3 to 2.1 <sup>(4)</sup>	V
OV <sub>DD</sub>	60x bus supply voltage	-0.3 to 3.6 <sup>(3)(6)</sup>	V
L2OV <sub>DD</sub>	L2 bus supply voltage	-0.3 to 2.8 <sup>(3)</sup>	V
V <sub>IN</sub>	Processor bus input voltage	-0.3 to OV <sub>DD</sub> + 0.2V <sup>(2)(5)</sup>	V
V <sub>IN</sub>	L2 bus input voltage	-0.3 to L2OV <sub>DD</sub> + 0.2V <sup>(2)(5)</sup>	V
V <sub>IN</sub>	JTAG signal input voltage	-0.3 to OV <sub>DD</sub> + 0.2V	V
T <sub>STG</sub>	Storage temperature range	-55 to 150	°C

Notes: 1.

- 1. Functional and tested operating conditions are given in Table 6-3 on page 11. Absolute maximum ratings are stress ratings only. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- 2. Caution: V<sub>IN</sub> must not exceed OV<sub>DD</sub> or L2OV<sub>DD</sub> by more than 0.2V at any time including during power-on reset.
- 3. Caution: L2OV<sub>DD</sub>/OV<sub>DD</sub> must not exceed V<sub>DD</sub>/AV<sub>DD</sub>/L2AV<sub>DD</sub> by more than 2.0V at any time including during power-on reset; this limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- Caution: V<sub>DD</sub>/AV<sub>DD</sub>/L2AV<sub>DD</sub> must not exceed L2OV<sub>DD</sub>/OV<sub>DD</sub> by more than 0.4V at any time including during power-on reset; this limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 5. V<sub>IN</sub> may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 6-1 on page 10.
- PC7410RXnnnLE (Rev 1.4) and later only. Previous revisions do not support 3.3V OV<sub>DD</sub> and have a maximum value OV<sub>DD</sub> of -0.3 to 2.6V.




Figure 6-1. Overshoot/Undershoot Voltage

The PC7410 provides several I/O voltages to support both compatibility with existing systems and migration to future systems. The PC7410 "core" voltage must always be provided at nominal voltage (see Table 6-3 on page 11 for actual recommended core voltage). Voltage to the L2 I/Os and processor interface I/Os are provided through separate sets of supply pins and may be provided at the voltages shown in Table 6-2. The input voltage threshold for each bus is selected by sampling the state of the voltage select pins at the negation of the signal  $\overline{\text{HRESET}}$ . The output voltage will swing from GND to the maximum voltage applied to the OV<sub>DD</sub> or L2OV<sub>DD</sub> power pins.

**Table 6-2.** Input Threshold Voltage Setting

BVSEL Signal	Processor Bus Input Threshold is Relative to:	L2VSEL Signal <sup>(3)</sup>	L2 Bus Input Threshold is Relative to:
0 <sup>(1)</sup>	1.8V	0	1.8
HRESET <sup>(1)(2)</sup>	2.5V	HRESET	2.5
1 <sup>(1)(4)(5)</sup>	3.3V <sup>(7)</sup>	1	2.5
HRESET <sup>(6)</sup>	3.3V <sup>(7)</sup>	HRESET	Not supported

- Caution: The input threshold selection must agree with the OV<sub>DD</sub>/L2OV<sub>DD</sub> voltages supplied.
- 2. To select the 2.5V threshold option, L2VSEL/BVSEL should be tied to HRESET so that the two signals change state together. This is the preferred method for selecting this mode operation.
- 3. To overcome the internal pull-up resistance, a pull-down resistance less than  $250\Omega$  should be used.
- Default voltage setting if left unconnected (internal pulled-up). Parts Rev 1.4 and later only. Previous revisions do not support 3.3V OV<sub>DD</sub>, the default voltage setting if left unconnected is 2.5V.
- 5. Parts Rev 1.4 and later only. Previous revisions do not support 3.3V OV<sub>DD</sub>, having BVSEL = 1 selects the 2.5V threshold.
- 6. Parts Rev 1.4 and later only. Previous revisions do not support BVSEL = HRESET.
- NSpec does not support the default OV<sub>DD</sub> setting of 3.3V. The BVSEL input must be tie either low or HRESET.

#### **Recommended Operating Conditions** 6.3

**Table 6-3.** Recommended Operating Conditions<sup>(1)</sup>

Symbol	Characteristic		Recommended Value	Unit
V <sub>DD</sub>	Core supply voltage		1.8 ± 100 mV or 1.5 ± 50 mV	V
$AV_DD$	PLL supply voltage	PLL supply voltage		
L2AV <sub>DD</sub>	L2 DLL supply voltage		1.8 ± 100 mV or 1.5 ± 50 mV	V
OV <sub>DD</sub>		BVSEL = 0	1.8 ± 100 mV	V
OV <sub>DD</sub>	Processor bus supply voltage see note (3)	BVSEL = HRESET	2.5 ± 100 mV	V
OV <sub>DD</sub> <sup>(2)(3)</sup>		BVSEL = 1 or = HRESET <sup>(4)</sup>	3.3 ± 165 mV	V
L2OV <sub>DD</sub>	I O hus summit usalta res	L2VSEL = 0	1.8 ± 100 mV	V
L2OV <sub>DD</sub>	L2 bus supply voltage	L2VSEL = 1 <sup>(2)</sup> or L2VSEL = HRESET	2.5 ± 100 mV	V
V <sub>IN</sub>		Processor bus	GND to OV <sub>DD</sub>	V
V <sub>IN</sub>	Input voltage	L2 Bus	GND to L2OV <sub>DD</sub>	V
V <sub>IN</sub>		JTAG Signals	GND to OV <sub>DD</sub>	V
T <sub>J</sub>	Die-junction temperature		-55 to 125	°C

- Notes: 1. These are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.
  - 2. PC7410RXnnnLE (Rev 1.4) and later only. Previous revisions do not support 3.3V  $OV_{DD}$  and have a recommended  $OV_{DD}$ value of  $2.5V \pm 100 \text{ mV}$  for BVSEL = 1.
  - 3. PC7410RXnnnLE (Rev 1.4) and later only. Previous revisions do not support BVSEL = HRESET.
  - 4. Not supported for N spec with  $V_{DD} = 1.5V$

#### Thermal Characteristics

#### 7.1 **Package Characteristics**

**Table 7-1.** Package Thermal Characteristics CBGA

		Value	
Symbol	Characteristic	PC7410 CBGA	Unit
$R_{\theta JA}$	Junction-to-ambient thermal resistance, natural convection, single-layer (1s) board <sup>(1)(2)</sup>	24	° C/W
$R_{\theta JMA}$	Junction-to-ambient thermal resistance, natural convection, four-layer (2s2p) board <sup>(1)(3)</sup>	17	° C/W
$R_{\theta JMA}$	Junction-to-ambient thermal resistance, 200 ft/min airflow, single-layer (1s) board <sup>(1)(3)</sup>	18	° C/W
$R_{\theta JMA}$	Junction-to-ambient thermal resistance, 400 ft/min airflow, single-layer (1s) board	16	° C/W
$R_{\theta JMA}$	Junction-to-ambient thermal resistance, 200 ft/min airflow, four-layer (2s2p) board (1)(3)	14	° C/W
$R_{\theta JMA}$	Junction-to-ambient thermal resistance, 400 ft/min airflow, four-layer (2s2p) board	13	° C/W
$R_{\theta JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	8	° C/W
$R_{\theta JC}$	Junction-to-case thermal resistance <sup>(5)</sup>	< 0.1	° C/W

- Notes: 1. Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
  - 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
  - 3. Per JEDEC JESD51-6 with the board horizontal.
  - 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
  - Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the calculated case temperature. The actual value of  $R_{\theta JC}$  for the part is less than 0.1°C/W.

See "Thermal Management Information" on page 13 for more details about thermal management.

The board designer can choose between several commercially available heat sink types to place on the PC7410. For exposed-die packaging technology as in Table 7-1, the intrinsic conduction thermal resistance paths are shown in Figure 7-1 on page 13.

#### 7.1.1 Package Thermal Characteristics for HiTCE

Table 7-2 provides the package thermal characteristics for the PC7410, HiTCE.

**Table 7-2.** Package Thermal Characteristics for HiTCE Package

		Value	
Symbol	Characteristic	PC7410 HiTCE	Unit
$R\theta_J$	Junction-to-bottom of balls <sup>(1)</sup>	6.8	° C/W
$R\theta_{JMA}$	Junction-to-ambient thermal resistance, natural convection, four-layer (2s2p) board <sup>(1)(2)</sup>	20.7	° C/W
$R\theta_{JB}$	Junction to board thermal resistance	11.0	° C/W

- Notes: 1. Simulation, no convection air flow.
  - 2. Per JEDEC JESD51-6 with the board horizontal.

#### 7.1.2 Package Thermal Characteristics for CI-CGA

**Table 7-3.** Package Thermal Characteristics for CI-CGA

		Value	
Symbol	Characteristic	PC7410 CI-CGA	Unit
$R\theta_{JB}$	Junction to board thermal resistance	8.42	° C/W


#### 7.2 Internal Package Conduction Resistance

Figure 7-1 depicts the primary heat transfer path for a package with an attached heat sink mounted on a printed circuit board.

Heat generated on the active side of the chip is conducted through the silicon, then through the heat sink attach material (or thermal interface material) and finally to the heat sink where it is removed by forcedair convection.

Since the silicon thermal resistance is quite small, for a first-order analysis the temperature drop in the silicon may be neglected. Thus, the heat sink attach material and the heat sink conduction/convective thermal resistances are the dominant terms.


Figure 7-1. C4 Package with Heat Sink Mounted on a Printed Circuit Board



#### 7.3 Thermal Management Information

This section provides thermal management information for the ceramic ball grid array (CBGA) package for air-cooled applications. Proper thermal control design is primarily dependent upon the system-level design – the heat sink, airflow and thermal interface material. To reduce the die-junction temperature, heat sinks may be attached to the package by several methods: adhesive, spring clip to holes in the printed-circuit board or package and mounting clip and screw assembly; see Figure 7-2 on page 14. This spring force should not exceed 5.5 pounds of force. Ultimately, the final selection of an appropriate heat sink depends on many factors such as thermal performance at a given air velocity, spatial volume, mass, attachment method, assembly and cost.

Figure 7-2. CBGA Package Cross-section with Heat Sink Options



#### 7.3.1 Adhesives and Thermal Interface Materials

A thermal interface material is recommended at the package lid-to-heat sink interface to minimize the thermal contact resistance. For those applications where the heat sink is attached by spring clip mechanism, Figure 7-3 on page 15 shows the thermal performance of three thin-sheet thermal-interface materials (silicone, graphite/oil, floroether oil), a bare joint and a joint with thermal grease as a function of contact pressure. As shown, the performance of these thermal interface materials improves with increasing contact pressure. The use of thermal grease significantly reduces the interface thermal resistance. That is, the bare joint results in a thermal resistance approximately seven times greater than the thermal grease joint.

Heat sinks are attached to the package by means of a spring clip to holes in the printed-circuit board (see Figure 7-2). This spring force should not exceed 5.5 pounds of force. Therefore, synthetic grease offers the best thermal performance, considering the low interface pressure.

The board designer can choose between several types of thermal interface. Heat sink adhesive materials should be selected based upon high conductivity, yet must have adequate mechanical strength to meet equipment shock/vibration requirements.




Figure 7-3. Thermal Performance of Different Thermal Interface Materials

#### 7.3.1.1 Heat Sink Selection Example

For preliminary heat sink sizing, the die-junction temperature can be expressed as follows:

$$T_J = T_a + T_r + (\theta_{ic} + \theta_{int} + \theta_{sa}) \times P_D$$

where:

 $T_{,l}$  = die-junction temperature

T<sub>a</sub> = inlet cabinet ambient temperature

 $T_r$  = air temperature rise within the computer cabinet

 $\theta_{ic}$  = junction-to-case thermal resistance

 $\theta_{int}$  = adhesive or interface material thermal resistance

 $\theta_{sa}$  = heat sink base-to-ambient thermal resistance


P<sub>d</sub> = power dissipated by the device

During operation, the die-junction temperatures ( $T_J$ ) should be maintained less than the value specified in Table 6-3 on page 11. The temperature of the air cooling the component greatly depends upon the ambient inlet air temperature and the air temperature rise within the electronic cabinet. An electronic cabinet inlet-air temperature ( $T_a$ ) may range from 30° C to 40° C. The air temperature rise within a cabinet ( $T_r$ ) may be in the range of 5° C to 10° C. The thermal resistance of the thermal interface material ( $\theta_{int}$ ) is typically about 1° C/W. Assuming a  $T_a$  of 30° C, a  $T_r$  of 5° C, a CBGA package  $\theta_{jc}$  = 0.03, and a power consumption ( $P_d$ ) of 5.0 watts, the following expression for  $T_J$  is obtained:

$$T_J = 30^{\circ} C + 5^{\circ} C + (0.03^{\circ} C/W + 1.0^{\circ} C/W + \theta_{sa}) \times 5W$$

For a Thermally heat sink #2328B, the heat sink-to-ambient thermal resistance ( $\theta_{sa}$ ) versus airflow velocity is shown in Figure 7-4.

Figure 7-4. Thermalloy #2328B Heat Sink-to-ambient Thermal Resistance vs. Airflow Velocity



Assuming an air velocity of 0.5 m/s, the effective R<sub>sa</sub> is 7° C/W, thus

$$T_J = 30^{\circ} C + 5^{\circ} C + (0.03^{\circ} C/W + 1.0^{\circ} C/W + 7^{\circ} C/W) \times 5W$$

resulting in a die-junction temperature of approximately 75°C which is well within the maximum operating temperature of the component.

Other heat sinks offered by Chip Coolers, IERC, Thermalloy, Wakefield Engineering and Aavid Engineering offer different heat sink-to-ambient thermal resistances and may or may not need air flow.

Though the die junction-to-ambient and the heat sink-to-ambient thermal resistances are a common figure of merit used for comparing the thermal performance of various microelectronic packaging technologies, one should exercise caution when only using this metric in determining thermal management because no single parameter can adequately describe three-dimensional heat flow. The final diejunction operating temperature is not only a function of the component-level thermal resistance, but of the system-level design and its operating conditions. In addition to the component's power consumption, a number of factors affect the final operating die-junction temperature – airflow, board population (local heat flux of adjacent components), heat sink efficiency, heat sink attach, heat sink placement, next-level interconnect technology, system air temperature rise, altitude, etc.

Due to the complexity and the many variations of system-level boundary conditions for today's microelectronic equipment, the combined effects of the heat transfer mechanisms (radiation, convection and conduction) may vary widely. For these reasons, it is recommended to use conjugate heat transfer models for the board, as well as system-level designs.

To expedite system-level thermal analysis, several "compact" thermal-package models are available within FLOTHERM<sup>®</sup>. These are available upon request.

#### 8. Power Consideration

#### 8.1 Power Management

The PC7410 provides four power modes, selectable by setting the appropriate control bits in the MSR and HIDO registers. The four power modes are:

- Full-power: This is the default power state of the PC7410. The PC7410 is fully powered and the internal functional units are operating at the full processor clock speed. If the dynamic power management mode is enabled, functional units that are idle will automatically enter a low-power state without affecting performance, software execution or external hardware.
- Doze: All the functional units of the PC7410 are disabled except for the time base/decrementer
  registers and the bus snooping logic. When the processor is in doze mode, an external asynchronous
  interrupt, a system management interrupt, a decrementer exception, a hard or soft reset or machine
  check brings the PC7410 into the full-power state. The PC7410 in doze mode maintains the PLL in a
  fully powered state and locked to the system external clock input (SYSCLK) so a transition to the fullpower state takes only a few processor clock cycles.
- Nap: The nap mode further reduces power consumption by disabling bus snooping, leaving only the time base register and the PLL in a powered state. The PC7410 returns to the full-power state upon receipt of an external asynchronous interrupt, a system management interrupt, a decrementer exception, a hard or soft reset or a machine check input (MCP). A return to full-power state from a nap state takes only a few processor clock cycles. When the processor is in nap mode, if QACK is negated, the processor is put in doze mode to support snooping.
- Sleep: Sleep mode minimizes power consumption by disabling all internal functional units, after which external system logic may disable the PLL and SYSCLK. Returning the PC7410 to the full-power state requires the enabling of the PLL and SYSCLK, followed by the assertion of an external asynchronous interrupt, a system management interrupt, a hard or soft reset or a machine check input (MCP) signal after the time required to relock the PLL.

#### 8.2 **Power Dissipation**

**Table 8-1.** Power Consumption for PC7410 (1.8V)

	Processor (CPU) Frequency								
Power Mode	400 MHz		450	MHz	500 MHz				
Core power supply	1.5V	1.8V	1.5V	1.8V	1.8 V	Unit			
Full-On Mode									
Typical <sup>(1)(3)</sup>	2.92	4.2	3.29	4.7	5.3	W			
Maximum <sup>(1)(2)(4)(5)</sup>	6.6	9.5	7.43	10.7	11.9	W			
Doze Mode									
Maximum <sup>(1)(2)(5)</sup>	3.6	4.3	4.1	4.8	5.3	W			
Nap Mode						•			
Maximum <sup>(1)(2)(5)</sup>	1.35	1.35	1.5	1.5	1.65	W			
Sleep Mode						•			
Maximum <sup>(1)(2)(5)</sup>	1.3	1.3	1.45	1.45	1.6	W			
Sleep Mode - PLL and DLL Disabled									
Typical <sup>(1)(3)</sup>	600	600	600	600	600	mW			
Maximum <sup>(1)(2)(5)</sup>	1.1	1.1	1.1	1.1	1.1	W			

- Notes: 1. These values apply for all valid processor bus and L2 bus ratios. The values do not include I/O supply power (OV $_{DD}$  and L2OV $_{DD}$ ) or PLL/DLL supply power (AV $_{DD}$  and L2AV $_{DD}$ ). OV $_{DD}$  and L2OV $_{DD}$  power is system dependent, but is typically <5% of  $V_{DD}$  power. Worst case power consumption for  $AV_{DD}$  = 15 mW and  $L2AV_{DD} = 15$  mW.
  - 2. Maximum power is measured at  $105^{\circ}$ C, at  $V_{DD} = 1.8V$  or 1.5Vwhile running an entirely cache-resident, contrived sequence of instructions which keep the execution units, including AltiVec, maximally busy.
  - 3. Typical power is an average value measured at 65°C,  $V_{DD} = 1.8V$  or 1.5V, OV<sub>DD</sub> = L2OV<sub>DD</sub> = 2.5V in a system while running a codec application that is AltiVec intensive.
  - 4. These values include the use of AltiVec. Without AltiVec operation, estimate a 25% decrease.
  - 5. Power consumption derating at low temperatures to be defined after device characterization.

#### 9. Electrical Characteristics

#### 9.1 Static Characteristics

Table 9-1. DC Electrical Specifications (see Table 6-3 on page 11 for Recommended Operating Conditions)

Symbol	Characteristic	Nominal Bus Voltage <sup>(1)</sup>	Min	Max	Unit
V <sub>IH</sub>		1.8	0.65 x (L2)OV <sub>DD</sub>	(L2)OV <sub>DD</sub> + 0.2	
V <sub>IH</sub>	Input high voltage (all inputs except SYSCLK)(2)(3)(8)	2.5	1.7	(L2)OV <sub>DD</sub> + 0.2	V
V <sub>IH</sub>	(all impacts shoops on educity	3.3	2.0	OV <sub>DD</sub> + 0.3	
V <sub>IL</sub>		1.8	-0.3	0.35 x (L2)OV <sub>DD</sub>	
V <sub>IL</sub>	Input low voltage (all inputs except SYSCLK) <sup>(8)</sup>	2.5	-0.3	0.2 x (L2)OV <sub>DD</sub>	V
V <sub>IL</sub>	(all impute except a reality)	3.3	-0.3	0.8	
CVIH		1.8	1.5	OV <sub>DD</sub> + 0.2	
CVIH	SYSCLK input high voltage <sup>(2)(8)</sup>	2.5	2.0	OV <sub>DD</sub> + 0.2	V
CVIH		3.3	2.4	OV <sub>DD</sub> + 0.3	
CV <sub>IL</sub>		1.8	-0.3	0.2	
CV <sub>IL</sub>	SYSCLK input low voltage <sup>(8)</sup>	2.5	-0.3	0.4	V
CV <sub>IL</sub>		3.3	-0.3	0.4	
I <sub>IN</sub>		1.8	_	20	
I <sub>IN</sub>	Input leakage current, $V_{IN} = L2OV_{DD}/OV_{DD}^{(2)(3)(6)(7)}$	2.5	_	35	μΑ
I <sub>IN</sub>	VIN - LZOV DD/OV DD	3.3	_	70	
I <sub>TSI</sub>		1.8	_	20	
I <sub>TSI</sub>	High-Z (off-state) leakage current, $V_{IN} = L2OV_{DD}/OV_{DD}^{(2)(3)(5)(7)}$	2.5	_	35	μΑ
I <sub>TSI</sub>	VIN - LZOV DD/OV DD	3.3	_	70	
V <sub>OH</sub>		1.8	(L2)OV <sub>DD</sub> - 0.45	_	
V <sub>OH</sub>	Output high voltage, I <sub>OH</sub> = -5 mA <sup>(8)</sup>	2.5	1.7	_	V
V <sub>OH</sub>		3.3	2.4	_	
V <sub>OL</sub>		1.8	_	0.45	
V <sub>OL</sub>	Output low voltage, I <sub>OL</sub> = 5 mA <sup>(8)</sup>	2.5	_	0.4	V
V <sub>OL</sub>	7	3.3	_	0.4	
C <sub>IN</sub>	Capacitance, $V_{IN} = 0V$ , $f = 1 \text{ MHz}^{(3)(4)(7)}$		_	6.0	pF

- 1. Nominal voltages; see Table 6-3 on page 11 for recommended operating conditions.
- 2. For processor bus signals, the reference is  $OV_{DD}$  while  $L2OV_{DD}$  is the reference for the L2 bus signals.
- 3. Excludes factory test signals.
- 4. Capacitance is periodically sampled rather than 100% tested.
- 5. The leakage is measured for nominal  $OV_{DD}$  and  $L2OV_{DD}$ , or both  $OV_{DD}$  and  $L2OV_{DD}$  must vary in the same direction (for example, both  $OV_{DD}$  and  $L2OV_{DD}$  vary by either +5% or -5%).
- 6. Measured at max  $OV_{DD}/L2OV_{DD}$ .
- 7. Excludes IEEE 1149.1 boundary scan (JTAG) signals.

8. For JTAG support: all signals controlled by BVSEL and L2VSEL will see V<sub>IL</sub>/V<sub>IH</sub>/V<sub>OL</sub>/V<sub>OH</sub>/CV<sub>IH</sub>/CV<sub>IL</sub> DC limits of 1.8V mode while either the EXTEST or CLAMP instruction is loaded into the IEEE 1149.1 instruction register by the UpdateIR TAP state until a different instruction is loaded into the instruction register by either another UpdateIR or a Test-Logic-Reset TAP state. If only TSRT is asserted to the part, and then a SAMPLE instruction is executed, there is no way to control or predict what the DC voltage limits are. If HRESET is asserted before executing a SAMPLE instruction, the DC voltage limits will be controlled by the BVSEL/L2VSEL settings during HRESET. Anytime HRESET is not asserted (i.e., just asserting TRST), the voltage mode is not known until either EXTEST or CLAMP is executed, at which time the voltage level will be at the DC limits of 1.8V.

#### 9.2 Dynamic Characteristics

After fabrication, parts are sorted by maximum processor core frequency as shown in "Clock AC Specifications" and tested for conformance to the AC specifications for that frequency. These specifications are for valid processor core frequencies. The processor core frequency is determined by the bus (SYSCLK) frequency and the settings of the PLL\_CFG[0:3] signals. Parts are sold by maximum processor core frequency.

#### 9.2.1 Clock AC Specifications


Table 9-2 provides the clock AC timing specifications as defined in Figure 9-1 on page 21.

Table 9-2. Clock AC Timing Specifications (See Table 6-3 on page 11 for Recommended Operating Conditions)

		<b>Maximum Processor Core Frequency</b>						
		400	MHz	450 MHz		500 MHz		
Symbol	Characteristic	Min	Max	Min	Max	Min	Max	Unit
f <sub>CORE</sub> <sup>(1)</sup>	Processor frequency	350	400	350	450	350	500	MHz
f <sub>VCO</sub> <sup>(1)</sup>	VCO frequency	700	800	700	900	700	1000	MHz
f <sub>SYSCLK</sub> <sup>(1)</sup>	SYSCLK frequency	33	133	33	133	33	133	MHz
t <sub>SYSCLK</sub>	SYSCLK cycle time	7.5	30	7.5	30	7.5	30	ns
t <sub>KR</sub> & t <sub>KF</sub> <sup>(2)</sup>	0,400,144 ; 14,114;		1.0		1.0		1	ns
t <sub>KR</sub> & t <sub>KF</sub> <sup>(3)</sup>	SYSCLK rise and fall time		0.5		0.5		0.5	ns
t <sub>KHKL</sub> /t <sub>SYSCLK</sub> <sup>(4)</sup>	SYSCLK duty cycle measured at OV <sub>DD</sub> /2	40	60	40	60	40	60	%
	SYSCLK jitter <sup>(5)</sup>		±150		±150		±150	ps
	Internal PLL relock time <sup>(6)</sup>		100		100		100	μs

- 1. Caution: The SYSCLK frequency and PLL\_CFG[0:3] settings must be chosen such that the resulting SYSCLK (bus) frequency, CPU (core) frequency and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies. Refer to the PLL\_CFG[0:3] signal description in "Clock Selection" on page 40 for valid PLL\_CFG[0:3] settings.
- 2. Rise and fall times for the SYSCLK input measured from 0.4V to 2.4V when  $OV_{DD} = 3.3V$  nominal.
- 3. Rise and fall times for the SYSCLK input measured from 0.2V to 1.2V when  $OV_{DD} = 1.8V$  or 2.5V nominal.
- 4. Timing is guaranteed by design and characterization.
- 5. This represents total input jitter, short-term and long-term combined, and is guaranteed by design.
- 6. Relock timing is guaranteed by design and characterization. PLL-relock time is the maximum amount of time required for PLL lock after a stable V<sub>DD</sub> and SYSCLK are reached during the power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently re-enabled during sleep mode. Also note that HRESET must be held asserted for a minimum of 255 bus clocks after the PLL-relock time during the power-on reset sequence.

Figure 9-1. SYSCLK Input Timing Diagram



Note:  $VM = Midpoint Voltage (OV_{DD}/2)$ .

#### 9.2.2 Processor Bus AC Specifications

Table 9-3 provides the processor AC timing specifications for the PC7410 as defined in Figure 9-3 on page 23 and Figure 9-4 on page 24. Timing specifications for the L2 bus are provided in "L2 Bus AC Specifications" on page 26.

**Table 9-3.** Processor Bus AC Timing Specifications<sup>(1)</sup> at  $V_{DD} = AV_{DD} = 1.8V \pm 100 \text{ mV}$ ;  $-55^{\circ}\text{C} \le T_{J} \le 125^{\circ}\text{C}$ ,  $OV_{DD} = 1.8V \pm 100 \text{ mV}$ 

		400, 450,		
Symbol <sup>(2)</sup>	Parameter	Min	Max	Unit
t <sub>IVKH</sub>	Input Setup	1.0	_	ns
t <sub>IXKH</sub>	Input Hold	0	_	ns
t <sub>KHTSV</sub> t <sub>KHARV</sub> t <sub>KHOV</sub>	Output Valid Times: <sup>(7)(8)</sup> TS ARTRY/SHD0/SHD1 All Other Outputs	- - -	3.0 2.3 3.0	ns
t <sub>KHTSX</sub> t <sub>KHARX</sub> t <sub>KHOX</sub>	Output Hold Times: <sup>(7)(12)</sup> TS ARTRY/SHD0/SHD1 All Other Outputs	0.5 0.5 0.5	- - -	ns
t <sub>KHOE</sub> (11)	SYSCLK to Output Enable	0.5	_	ns
t <sub>KHOZ</sub>	SYSCLK to Output High Impedance (all except ABB/AMON[0], ARTRY/SHD, DBB/DMON[0]), SHD0, SHD1)	-	3.5	ns
t <sub>KHABPZ</sub> (5)(9)(11)	SYSCLK to ABB/AMON[0], DBB/DMON[0] High Impedance after precharge	_	1	t <sub>SYSCLK</sub>
t <sub>KHARP</sub> (5)(10)(11)	Maximum Delay to ARTRY/SHD0/SHD1 Precharge	_	1	t

- All input specifications are measured from the midpoint of the signal in question to the midpoint of the rising edge of the input SYSCLK. All output specifications are measured from the midpoint of the rising edge of SYSCLK to the midpoint of the signal in question. All output timings assume a purely resistive 50Ω load (see Figure 9-3 on page 23). Input and output timings are measured at the pin; time-of-flight delays must be added for trace lengths, vias and connectors in the system.
- 2. The symbology used for timing specifications herein follows the pattern of t<sub>(signal)(state)</sub> for inputs and t<sub>(reference)(state)(signal)(state)</sub> for outputs. For example, t<sub>IVKH</sub> symbolizes the time input signals (I) reach the valid state (V) relative to the SYSCLK reference (K) going to the high (H) state or input setup time. And t<sub>KHOV</sub> symbolizes the time from SYSCLK (K) going high (H) until outputs (O) are valid (V) or output valid time. Input hold time can be read as the time that the input signal (I) went invalid (X) with respect to the rising clock edge (KH) note the position of the reference and its state for inputs -and output hold time can be read as the time from the rising edge (KH) until the output went invalid (OX).
- 3. The setup and hold time is with respect to the rising edge of HRESET (see Figure 9-4 on page 24).

- 4. This specification is for configuration mode select only. Also note that the HRESET must be held asserted for a minimum of 255 bus clocks after the PLL re-lock time during the power-on reset sequence.
- 5. t<sub>SYSCLK</sub> is the period of the external clock (SYSCLK) in nanoseconds(ns). The numbers given in the table must be multiplied by the period of SYSCLK to compute the actual time duration (in nanoseconds) of the parameter in question.
- 6. Mode select signals are BVSEL, EMODE, L2VSEL, PLL\_CFG[0:3].
- 7. All other output signals are composed of the following A[0:31], AP[0:3], TT[0:4], TBST, TSIZ[0:2], GBL, WT, CI, DH[0:31], DL[0:31], DP[0:7], BR, CKSTP\_OUT, DRDY, HIT, QREQ, RSRV.
- 8. Output valid time is measured from 2.4V to 0.8V which may be longer than the time required to discharge from  $V_{DD}$  to 0.8V.
- 9. According to the 60x bus protocol, ABB and DBB are driven only by the currently active bus master. They are asserted low then precharged high before returning to high-Z as shown in Figure 9-2 on page 23. The nominal precharge width for ABB or DBB is 0.5 x t<sub>SYSCLK</sub>, i.e., less than the minimum t<sub>SYSCLK</sub> period, to ensure that another master asserting ABB, or DBB on the following clock will not contend with the precharge. Output valid and output hold timing is tested for the signal asserted. Output valid time is tested for precharge. The high-Z behavior is guaranteed by design.
- 10. According to the 60x bus protocol, ARTRY can be driven by multiple bus masters through the clock period immediately following AACK. Bus contention is not an issue since any master asserting ARTRY will be driving it low. Any master asserting it low in the first clock following AACK will then go to high-Z for one clock before precharging it high during the second cycle after the assertion of AACK. The nominal precharge width for ARTRY is 1.0 t<sub>SYSCLK</sub>; i.e., it should be high-Z as shown in Figure 9-2 on page 23 before the first opportunity for another master to assert ARTRY. Output valid and output hold timing are tested for the signal asserted. Output valid time is tested for precharge. The high-Z behavior is guaranteed by design.
- 11. Guaranteed by design and not tested.
- 12. Output hold time characteristics can be altered by the use of the L2\_TSTCK pin during system reset, similar to L2 output hold being altered by the use of bits [14-15] in the L2CR register. Information on the operation of the L2\_TSTCLK will be included in future revisions of this specification.

SYSCLK  $t_{\text{IVKH}}$  $t_{\mathsf{IXKH}}$ All Inputs <  $t_{KHOX}$  $t_{KHOV}$  $t_{\text{KHOE}}$  $t_{\text{KHOZ}}$ All Outputs (except TS, ABB, ARTRY, DBB) t<sub>KHABPZ</sub>  $t_{\text{KHTSV}}$ TS, ABB/AMON[0], DBB/DMON[0] t<sub>KHTSV</sub>  $t_{KHTSX}$ t<sub>KHARPZ</sub> t<sub>KHARP</sub> ► t<sub>KHARV</sub> ARTRY,  $t_{KHARV}$  $t_{\mathsf{KHARX}}$ SHD0, SHD1 VM = Midpont Voltage (OVDD/2)

Figure 9-2. Input/Output Timing Diagram







Figure 9-4 on page 24 provides the mode select input timing diagram for the PC7410. The mode select inputs are sampled twice, once before and once after HRESET negation.

Figure 9-4. Mode Input Timing Diagram



where VM = Midpoint Voltage  $(OV_{DD}/2)$ 

#### 9.2.3 L2 Clock AC Specifications

The L2CLK frequency is programmed by the L2 configuration register (L2CR[4:6]) core-to-L2 divisor ratio. See Table 13-2 on page 41 for example core and L2 frequencies at various divisors. Table 9-4 on page 25 provides the potential range of L2CLK output AC timing specifications as defined in Figure 9-5 on page 26.

The L2SYNC\_OUT signal is intended to be routed halfway out to the SRAMs and then returned to the L2SYNC\_IN input of the PC7410 to synchronize L2CLKOUT at the SRAM with the processor's internal clock. L2CLKOUT at the SRAM can be offset forward or backward in time by shortening or lengthening the routing of L2SYNC\_OUT to L2SYNC\_IN. See Freescale<sup>™</sup> Application Note AN179/D "PowerPC Backside L2 Timing Analysis for the PCB Design Engineer."

The minimum L2CLK frequency of Table 9-4 is specified by the maximum delay of the internal DLL. The variable-tap DLL introduces up to a full clock period delay in the L2CLKOUTA, L2CLKOUTB and L2SYNC\_OUT signals so that the returning L2SYNC\_IN signal is phase aligned with the next core clock (divided by the L2 divisor ratio). Do not choose a core-to-L2 divisor which results in an L2 frequency below this minimum, or the L2CLKOUT signals provided for SRAM clocking will not be phase aligned with the PC7410 core clock at the SRAMs.

The maximum L2CLK frequency shown in Table 9-4 is the core frequency divided by one. Very few L2 SRAM designs will be able to operate in this mode. Most designs will select a greater core-to-L2 divisor to provide a longer L2CLK period for read and write access to the L2 SRAMs. The maximum L2CLK frequency for any application of the PC7410 will be a function of the AC timings of the PC7410, the AC timings for the SRAM, bus loading and printed circuit board trace length.

e2v is similarly limited by system constraints and cannot perform tests of the L2 interface on a socketed part on a functional tester at the maximum frequencies of Table 9-4. Therefore, functional operation and AC timing information are tested at core-to-L2 divisors of 2 or greater.

L2 input and output signals are latched or enabled respectively by the internal L2CLK (which is SYSCLK multiplied up to the core frequency and divided down to the L2CLK frequency). In other words, the AC timings of Table 9-5 on page 26 are entirely independent of L2SYNC\_IN. In a closed loop system, where L2SYNC\_IN is driven through the board trace by L2SYNC\_OUT, L2SYNC\_IN only controls the output phase of L2CLKOUTA and L2CLKOUTB which are used to latch or enable data at the SRAMs. However, since in a closed loop system L2SYNC\_IN is held in phase alignment with the internal L2CLK, the signals of Table 9-5 are referenced to this signal rather than the not-externally-visible internal L2CLK. During manufacturing test, these times are actually measured relative to SYSCLK.


**Table 9-4.** L2CLK Output AC Timing Specifications at Recommended Operating Conditions (See Table 6-3 on page 11)

		400	MHz	450 MHz		450 MHz 50		500 MHz		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Unit		
f <sub>L2CLK</sub> <sup>(1)(4)</sup>	L2CLK frequency	133	400	133	400	133	400	MHz		
t <sub>L2CLK</sub>	L2CLK cycle time	2.5	7.5	2.5	7.5	2.5	7.5	ns		
t <sub>CHCL</sub> /t <sub>L2CLK</sub> <sup>(2)</sup>	L2CLK duty cycle	50		50		50		%		
	Internal DLL-relock time <sup>(3)</sup>	640		640		640	_	L2CLK		
	DLL capture window <sup>(5)</sup>	0	10	0	10	0	10	ns		
t <sub>L2CSKW</sub>	L2CLKOUT output-to-output skew <sup>(6)</sup>	_	50	_	50	-	50	ps		
	L2CLKOUT output jitter <sup>(6)</sup>	_	±150	_	±150	-	±150	ps		

- 1. L2CLK outputs are L2CLK\_OUTA, L2CLK\_OUTB, and L2SYNC\_OUT pins. The L2CLK frequency to core frequency settings must be chosen such that the resulting L2CLK frequency and core frequency do not exceed their respective maximum or minimum operating frequencies. The maximum L2LCK frequency will be system-dependent. L2CLK\_OUTA and L2CLK\_OUTB must have equal loading.
- 2. The nominal duty cycle of the L2CLK is 50% measured at midpoint voltage.
- 3. The DLL re-lock time is specified in terms of L2CLKs. The number in the table must be multiplied by the period of L2CLK to compute the actual time duration in nanoseconds. Re-lock timing is guaranteed by design and characterization.
- 4. The L2CR[L2SL] bit should be set for L2CLK frequencies less than 110 MHz. This adds more delay to each tap of the DLL.
- 5. Allowable skew between L2SYNC\_OUT and L2SYNC\_IN.
- 6. Guaranteed by design and not tested. This output jitter number represents the maximum delay of one tap forward or one tap back from the current DLL tap as the phase comparator seeks to minimize the phase difference between L2SYNC\_IN and the internal L2CLK. This number must be comprehended in the L2 timing analysis. The input jitter on SYSCLK affects L2CLKOUT and the L2 address/data/control signals equally and therefore is already comprehended in the AC timing and does not have to be considered in the L2 timing analysis.

Figure 9-5. L2CLK\_OUT Output Timing Diagram

#### L2 Single-Ended Clock Mode



Note:  $VM = Midpoint Voltage (L2OV_{DD}/2)$ 

#### 9.2.4 L2 Bus AC Specifications

Table 9-5 provides the L2 bus interface AC timing specifications for the PC7410 as defined in Figure 9-6 on page 27 and Figure 9-7 on page 28 for the loading conditions described in Figure 9-8 on page 28.

Symbol	Parameter	400, 450,	400, 450, 500 MHz	
		Min	Max	Unit
t <sub>L2CR</sub> & t <sub>L2CF</sub> <sup>(1)</sup>	L2SYNC_IN rise and fall time		1.0	ns
t <sub>DVL2CH</sub> <sup>(2)</sup>	Setup Times Data and parity	1.5		ns
t <sub>DXL2CH</sub> <sup>(2)</sup>	Input Hold Times Data and parity		0.0	ns


**Table 9-5.** L2 Bus Interface AC Timing Specifications at  $V_{DD} = AV_{DD} = L2AV_{DD} = 1.8V \pm 100 \text{mV}$  or  $1.5V \pm 50 \text{mV}$ ;  $-55^{\circ}\text{C} \leq T_{J} \leq 125^{\circ}\text{C}$ ,  $L2OV_{DD} = 2.5V \pm 100 \text{mV}$  or  $L2OV_{DD} = 1.8V \pm 100 \text{mV}$  (Continued)

	Parameter	400, 450,	400, 450, 500 MHz	
Symbol		Min	Max	Unit
	Valid Times			
	All outputs when L2CR[14:15] = 00		2.5	
t <sub>L2CHOV</sub> (3)(4)	All outputs when L2CR[14:15] = 01		2.5	ns
	All outputs when L2CR[14:15] = 10		2.9	
	All outputs when L2CR[14:15] = 11		3.5	
	Output Hold Times			
	All outputs when L2CR[14:15] = 00	0.4		
t <sub>L2CHOX</sub> (3)	All outputs when L2CR[14:15] = 01	0.8		ns
	All outputs when L2CR[14:15] = 10	1.2		
	All outputs when L2CR[14:15] = 11	1.6		
t <sub>L2CHOZ</sub>	L2SYNC_IN to high impedance			
	All outputs when L2CR[14:15] = 00		2.0	
	All outputs when L2CR[14:15] = 01		2.5	ns
	All outputs when L2CR[14:15] = 10		3.0	
	All outputs when L2CR[14:15] = 11		3.5	

Note:


- 1. Rise and fall times for the L2SYNC\_IN input are measured from 20% to 80% of L2OV $_{\rm DD}$ .
- 2. All input specifications are measured from the midpoint of the signal in question to the midpoint voltage of the rising edge of the input L2SYNC\_IN (see Figure 9-6). Input timings are measured at the pins.
- 3. All output specifications are measured from the midpoint voltage of the rising edge of L2SYNC\_IN to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive  $50\Omega$  load (see Figure 9-8 on page 28).
- 4. The outputs are valid for both single-ended and differential L2CLK modes. For pipelined registered synchronous burst RAMs, L2CR[14:15] = 00 is recommended. For pipelined late-write synchronous burst SRAMs, L2CR[14:15] = 10 is recommended.

Figure 9-6. L2 Bus Input Timing Diagram




Note:  $VM = Midpoint Voltage (L2OV_{DD}/2)$ 

Figure 9-7. L2 Bus Output Timing Diagram



Note:  $VM = Midpoint Voltage (L2OV_{DD}/2)$ 

Figure 9-8. AC Test Load for the L2 Interface



#### 9.2.5 IEEE 1149.1 AC Timing Specifications

Table 9-6 provides the IEEE<sup>®</sup> 1149.1 (JTAG) AC timing specifications as defined in Figure 9-9 on page 29, Figure 9-10 on page 29, Figure 9-11 on page 29 and Figure 9-12 on page 30.

**Table 9-6.** JTAG AC Timing Specifications (Independent of SYSCLK) <sup>(1)</sup>at Recommended Operating Conditions (see Table 6-3 on page 11)

Symbol	Parameter	Min	Max	Unit
f <sub>TCLK</sub>	TCK frequency of operation	0	33.3	MHz
t <sub>TCLK</sub>	TCK cycle time	30		ns
t <sub>JHJL</sub>	TCK clock pulse width measured at OV <sub>DD</sub> /2	15		ns
t <sub>JR</sub> & t <sub>JF</sub>	TCK rise and fall times	0	2	ns
t <sub>TRST</sub> (2)	TRST assert time	25		ns
t <sub>DVJH</sub> <sup>(3)</sup>	Input Setup Times: Boundary-scan data TMS, TDI	4 0		ns
t <sub>DXJH</sub> <sup>(3)</sup>	Input Hold Times: Boundary-scan data TMS, TDI	20 25		ns
t <sub>JLDV</sub> <sup>(4)</sup>	Valid Times: Boundary-scan data TDO	4 4	20 25	ns
t <sub>JLDZ</sub> <sup>(4)(5)</sup> t <sub>JLOZ</sub> <sup>(5)</sup>	TCK to output high impedance: Boundary-scan data TDO	3 3	19 9	ns


Notes: 1. All outputs are measured from the midpoint voltage of the falling/rising edge of TCLK to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50Ω load (see Figure 9-9). Time-of-flight delays must be added for trace lengths, vias and connectors in the system.

- 2. TRST is an asynchronous level sensitive signal. The setup time is for test purposes only.
- 3. Non-JTAG signal input timing with respect to TCK.
- 4. Non-JTAG signal output timing with respect to TCK.
- 5. Guaranteed by design and characterization.

Figure 9-9. Alternate AC Test Load for the JTAG Interface



Figure 9-10. JTAG Clock Input Timing Diagram




Note:  $VM = Midpoint Voltage (OV_{DD}/2)$ .

Figure 9-11. TRST Timing Diagram




Note:  $VM = Midpoint Voltage (OV_{DD}/2)$ .

Figure 9-12. Boundary-scan Timing Diagram



Note:  $VM = Midpoint Voltage (OV_{DD}/2)$ .

Figure 9-13. Test Access Port Timing Diagram



Note:  $VM = Midpoint Voltage (OV_{DD}/2)$ .

#### 10. Preparation for Delivery

#### 10.1 Handling

MOS devices must be handled with certain precautions to avoid damage due to accumulation of static charge. Input protection devices have been designed in the chip to minimize the effect of static buildup. However, the following handling practices are recommended:

- Devices should be handled on benches with conductive and grounded surfaces
- Ground test equipment, tools and operator
- Do not handle devices by the leads
- Store devices in conductive foam or carriers
- Avoid use of plastic, rubber or silk in MOS areas
- Maintain relative humidity above 50% if practical
- For CI-CGA packages, use specific tray to take care of the highest height of the package compared with the normal CBGA

### 11. Package Mechanical Data

#### 11.1 Parameters

The package parameters are as provided in the following list. The package type is 25x25 mm, 360-lead CBGA, HiTCE and CI-CGA.

Table 11-1. Package Parameters

Parameter	
Package outline	25 mm x 25 mm
Interconnects	360 (19 x 19 ball array minus one)
Pitch	1.27 mm (50 mil)
Minimum module height	2.65 mm (CBGA, HiTCE), 3.65 mm (CI-CGA)
Maximum module height	3.20 mm (CBGA), 3.24 mm (HiTCE), 4.20 mm (CI-CGA)
Ball or column diameter	0.89 mm (35 mil)

The following remarks apply to Figure 12-6 on page 37 and Figure 12-7 on page 38:

- Dimensions and tolerancing are as per ASME Y14.5M-1994.
- · All dimensions are in millimeters.
- Top side A1 corner index is a metallized feature with various shapes. Bottom side A1 corner is designated with a ball missing from the array.
- Dimension B is the maximum solder ball diameter measured parallel to datum A.
- D2 and E2 define the area occupied by the die and underfill. Actual size of this area may be smaller than shown. D3 and E3 are the minimum clearance from the package edge to the chip capacitors.

#### 12. Pin Assignments

#### 12.1 BGA360 Package

Figure 12-1, Figure 12-2, Figure 12-3 on page 33 and Figure 12-4 on page 33 show top views of the packages available for the PC7410. Note that these drawings are not to scale.

Figure 12-1. Top View of 360-Ball CBGA and 360-Pin CI-CGA Packages




Figure 12-2. Top View of 360-pin CBGA and CI-CGA Packages




Figure 12-3. Cross-section of 360-ball CBGA and HiTCE Package




Figure 12-4. Cross-section of 360-column CI-CGA Package




 Table 12-1.
 Pinout Listing for the PC7410, 360-ball CBGA and CI-CGA packages

Signal Name	Pin Number	Active	I/O	I/F Select <sup>(1)</sup>
A[0:31]	A13, D2, H11, C1, B13, F2, C13, E5, D13, G7, F12, G3, G6, H2, E2, L3, G5, L4, G4, J4, H7, E1, G2, F3, J7, M3, H3, J2, J6, K3, K2, L2	High	I/O	BVSEL
AACK	N3	Low	Input	BVSEL
ABB <sup>(12)</sup> AMON[0] <sup>(12)</sup>	L7	Low	Output	BVSEL
AP[0:3]	C4, C5, C6, C7	High	I/O	BVSEL
ARTRY	L6	Low	I/O	BVSEL
$AV_DD$	A8			V <sub>DD</sub>
BG	H1	Low	Input	BVSEL
BR	E7	Low	Output	BVSEL
BVSEL <sup>(1)(3)(8)(9)(14)</sup>	W1	High	Input	N/A
CHK <sup>(4)(8)(9)</sup>	K11	Low	Input	BVSEL
CI	C2	Low	I/O	BVSEL
CKSTP_IN	B8	Low	Input	BVSEL
CKSTP_OUT	D7	Low	Output	BVSEL
CLK_OUT	E3	High	Output	BVSEL
DBB <sup>(12)</sup> DMON[0] <sup>(12)</sup>	K5	Low	Output	BVSEL
DBG	K1	Low	Input	BVSEL
DH[0:31]	W12, W11, V11, T9, W10, U9, U10, M11, M9, P8, W7, P9, W9, R10, W6, V7, V6, U8, V9, T7, U7, R7, U6, W5, U5, W4, P7, V5, V4, W3, U4, R5	High	I/O	BVSEL
DL[0:31]	M6, P3, N4, N5, R3, M7, T2, N6, U2, N7, P11, V13, U12, P12, T13, W13, U13, V10, W8, T11, U11, V12, V8, T1, P1, V1, U1, N1, R2, V3, U3, W2	High	I/O	BVSEL
DP[0:7]	L1, P2, M2, V2, M1, N2, T3, R1	High	I/O	BVSEL

Table 12-1. Pinout Listing for the PC7410, 360-ball CBGA and CI-CGA packages (Continued)

Signal Name	Pin Number	Active	I/O	I/F Select <sup>(1)</sup>
DRDY <sup>(6)(8)(13)</sup>	К9	Low	Output	BVSEL
DBWO DTI[0]	D1	Low	Input	BVSEL
DTI[1:2] <sup>(10)(13)</sup>	H6, G1	High	Input	BVSEL
EMODE <sup>(7)(10)</sup>	A3	Low	Input	BVSEL
GBL	B1	Low	I/O	BVSEL
GND	D10, D14, D16, D4, D6, E12, E8, F4, F6, F10, F14, F16, G9, G11, H5, H8, H10, H12, H15, J9, J11, K4, K6, K8, K10, K12, K14, K16, L9, L11, M5, M8, M10, M12, M15, N9, N11, P4, P6, P10, P14, P16, R8, R12, T4, T6, T10, T14, T16			N/A
HIT <sup>(6)(8)</sup>	B5	Low	Output	BVSEL
HRESET	B6	Low	Input	BVSEL
ĪNT	C11	Low	Input	BVSEL
L1_TSTCLK <sup>(2)</sup>	F8	High	Input	BVSEL
L2ADDR[0:16]	L17, L18, L19, M19, K18, K17, K15, J19, J18, J17, J16, H18, H17, J14, J13, H19, G18	High	Output	L2VSEL
L2ADDR[17:18] <sup>(8)</sup>	K19, W19	High	Output	L2VSEL
L2AV <sub>DD</sub>	L13			$V_{DD}$
L2CE	P17	Low	Output	L2VSEL
L2CLKOUTA	N15	High	Output	L2VSEL
L2CLKOUTB	L16	High	Output	L2VSEL
L2DATA[0:63]	U14, R13, W14, W15, V15, U15, W16, V16, W17, V17, U17, W18, V18, U18, V19, U19, T18, T17, R19, R18, R17, R15, P19, P18, P13, N14, N13, N19, N17, M17, M13, M18, H13, G19, G16, G15, G14, G13, F19, F18, F13, E19, E18, E17, E15, D19, D18, D17, C18, C17, B19, B18, B17, A18, A17, A16, B16, C16, A14, A15, C15, B14, C14, E13	High	I/O	L2VSEL
L2DP[0:7]	V14, U16, T19, N18, H14, F17, C19, B15	High	I/O	L2VSEL
L2OV <sub>DD</sub> <sup>(11)</sup>	D15, E14, E16, H16, J15, L15, M16, K13, P15, R14, R16, T15, F15			N/A
L2SYNC_IN	L14	High	Input	L2VSEL
L2SYNC_OUT	M14	High	Output	L2VSEL
L2_TSTCLK <sup>(2)</sup>	F7	High	Input	BVSEL
L2VSEL <sup>(1)(3)(8)(9)(14)</sup>	A19	High	Input	N/A
L2WE	N16	Low	Output	L2VSEL
L2ZZ	G17	High	Output	L2VSEL
LSSD_MODE(2)	F9	Low	Input	BVSEL
MCP	B11	Low	Input	BVSEL
$OV_{DD}$	D5, D8, D12, E4, E6, E9, E11, F5, H4, J5, L5, M4, P5, R4, R6, R9, R11, T5, T8, T12			N/A
PLL_CFG[0:3]	A4, A5, A6, A7	High	Input	BVSEL
QACK	B2	Low	Input	BVSEL
QREQ	J3	Low	Output	BVSEL
RSRV	D3	Low	Output	BVSEL

Table 12-1. Pinout Listing for the PC7410, 360-ball CBGA and CI-CGA packages (Continued)

Signal Name	Pin Number	Active	I/O	I/F Select <sup>(1)</sup>
SHD0 <sup>(8)</sup>	B3	Low	I/O	BVSEL
SHD1 <sup>(5)(8)</sup>	B4	Low	I/O	BVSEL
SMI	A12	Low	Input	BVSEL
SRESET	E10	Low	Input	BVSEL
SYSCLK	H9		Input	BVSEL
TA	F1	Low	Input	BVSEL
TBEN	A2	High	Input	BVSEL
TBST	A11	Low	Output	BVSEL
TCK	B10	High	Input	BVSEL
TDI <sup>(9)</sup>	B7	High	Input	BVSEL
TDO	D9	High	Output	BVSEL
TEA	J1	Low	Input	BVSEL
TMS <sup>(9)</sup>	C8	High	Input	BVSEL
TRST <sup>(9)(14)</sup>	A10	Low	Input	BVSEL
TS	K7	Low	I/O	BVSEL
TSIZ[0:2]	A9, B9, C9	High	Output	BVSEL
TT[0:4]	C10, D11, B12, C12, F11	High	I/O	BVSEL
WT	C3	Low	I/O	BVSEL
V <sub>DD</sub>	G8, G10, G12, J8, J10, J12, L8, L10, L12, N8, N10, N12			N/A

- Notes: 1.  $OV_{DD}$  supplies power to the processor bus, JTAG and all control signals except the L2 cache controls ( $\overline{L2CE}$ ,  $\overline{L2WE}$ , and L2ZZ); L2OV<sub>DD</sub> supplies power to the L2 cache interface (L2ADDR[0:18], L2ASPARE, L2DATA[0:63], L2DP[0:7] and L2SYNC\_OUT) and the L2 control signals and  $V_{DD}$  supplies power to the processor core and the PLL and DLL (after filtering to become AV<sub>DD</sub> and L2AV<sub>DD</sub> respectively). These columns serve as a reference for the nominal voltage supported on a given signal as selected by the BVSEL/L2VSEL pin configurations of Table 6-2 on page 10 and the voltage supplied. For actual recommended value of V<sub>IN</sub> or supply voltages, see Table 6-3 on page 11.
  - These are test signals for factory use only and must be pulled up to OV<sub>DD</sub> for normal machine operation.
  - 3. To allow for future I/O voltage changes, provide the option to connect BVSEL and L2VSEL independently to either OVDD (selects 2.5V), GND (selects 1.8V), or to HRESET (selects 2.5V). The PC7410 Both the 60x processor bus and the L2 bus only support the 1.8 and 2.5 options (see Table 6-2 on page 10), the default selection if BVSEL and/or L2VSEL is left unconnected is 2.5V.
  - 4. Connect to HRESET to trigger post power-on-reset (por) internal memory test.
  - 5. Ignored in 60x bus mode.
  - 6. Unused output in 60x bus mode.
  - 7. Deasserted (pulled high) at HRESET for 60x bus mode.
  - 8. Uses one of 9 existing no-connects in PC750's 360-ball BGA package.
  - 9. Internal pull-up on die.
  - 10. Reuses PC750's DRTRY, DBDIS and TLBISYNC pins (DTI1, DTI2 and EMODE respectively).
  - 11. The VOLTDET pin position on the PC750 360-ball CBGA package is now an L2OV<sub>DD</sub> pin on the PC7410 packages.
  - 12. Output only for PC7410, was I/O for PC750.
  - 13. Enhanced mode only.
  - 14. To overcome the internal pull-up resistance and ensure this input will recognize a low signal, a pull-down resistance less than  $250\Omega$  should be used.

**Capacitor Region** 0.2 D A1 CORNER Millimeters **D4** MIN MAX DIM △ 0.15 C 3.20 2.72 Α 0.25 C 1.00 Α1 0.80 1.30 A2 1.10 0.35 C 0.60 АЗ E2 **E**4 0.82 0.90 A4 b 0.82 0.93 D 25.00 BSC D2 12.50 D4 6.00 9.00 △ 0.2 1.27 BSC е Ε 25.00 BSC E2 14.30 8.00 11.00 E4 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 22.86 BSC F K1 9.75 00000000000000000 K2 6.46 0000000000000000 КЗ 8.20 8.60 2.75 K4 F L1 9.50 0000000 L2 6.94 АЗ L3 3.10 3.30 A2 00000000000000000 3.00 0000000000000 360X ∅ b Ø 0.3 С АВ Ø 0.15

Figure 12-5. Mechanical Dimensions and Bottom Surface Nomenclature of the 360-ball CBGA Package

Notes: 1. Dimensioning and tolerancing per ASME Y14.5M, 1994.

- 2. Dimensions in millimeters.
- 3. Top side A1 corner index is a metallized feature with various shapes. Bottom side A1 corner is designated with a ball missing from the array.

**Capacitor Region** 0.2 Millimeters С A1 CORNER D2 DIM MIN MAX **D4** 0.15 C 2.72 3.20 Α1 0.80 1.00 // 0.25 C A2 1.10 1.30 АЗ \_ 0.60 // 0.35 C Α4 0.82 0.90 **E2** E4 F 0.82 b 0.93 D 25.00 BSC D2 12.50 D4 6.00 9.00 1.27 BSC е 0.2 Ε 25.00 BSC E2 14.30 E4 8.00 11.00 22.86 BSC 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 F K1 9.75 K2 6.46 КЗ 8.20 8.60 K4 2.75 9.50 L1 L2 6.94 L3 3.10 3.30 АЗ L4 3.00 A2 Q000000000000000 360X Ø b Ø 0.3 CA Ø 0.15

Figure 12-6. Mechanical Dimensions and Bottom Surface Nomenclature of the 360-ball HiTCE Package

Notes: 1. Dimensioning and tolerancing per ASME Y14.5M, 1994.

- 2. Dimensions in millimeters.
- 3. Top side A1 corner index is a metallized feature with various shapes. Bottom side A1 corner is designated with a ball missing from the array.

0.2 Capacitor Region 2X △ 0.15 A1 CORNER D2 D4 A0.15 А3\_ Millimeters DIM Min Max E2 **E**4 Ε 0.35 3.4 4.20 Α 1.695 Α1 1.545 A2 1.10 1.30 АЗ -0.60 Α4 0.82 0.9 Α5 0.10 BSC △ 0.2 0.25 A6 0.35 b 0.79 0.990 D 25.00 BSC D2 12.5 D4 6 1.27 BSC 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 е 25 BSC Ε E2 14.30 E4 8 11 9.75 K1 6.46 K2 8.20 8.60 K3 E1 2.75 K4 9.50 L1 K 6.94 L2 3.10 3.30 L3 3.00 L4 GND: C1.2 C2.2 C3.2 C4.2 C5.2 C6.2 G C1.1, C2.1: L2OVDD Ø 0.3 |T | E | F C3.1, C6.1: OVDD 360Х∅ в C4.1, C5.1: OVDD

Figure 12-7. Mechanical Dimensions and Bottom Surface Nomenclature of the 360-column CI-CGA Package


Notes: 1. Dimensioning and tolerancing per ASME Y14.5M, 1994.

- 2. Dimensions in millimeters.
- 3. Top side A1 corner index is a metallized feature with various shapes. Bottom side A1 corner is designated with a ball missing from the array.

## 12.2 Substrate Capacitors for the PC7410

Figure 12-8 shows the connectivity of the substrate capacitor pads for the PC7410, 360 CBGA and 360 HCTE packages and CI-CGA packages.

Figure 12-8. Substrate Capacitors for the PC7410



Package Caps	Value µF	Voltage Reference
C1-1	0.01	L2OV <sub>DD</sub>
C1-2	0.01	GND
C2-1	2.24	L2OV <sub>DD</sub>
C2-2	0.01	GND
C3-1	0.01	$V_{DD}$
C3-2	0.01	GND
C4-1	0.01	$OV_{DD}$
C4-2	0.01	GND
C5-1	0.01	OV <sub>DD</sub>
C5-2	0.01	GND
C6-1	0.01	$V_{DD}$
C6-2	0.01	GND

#### 13. Clock Selection

The PC7410's PLL is configured by the PLL\_CFG[0:3] signals. For a given SYSCLK (bus) frequency, the PLL configuration signals set the internal CPU and VCO frequency of operation. The PLL configuration for the PC7410 is shown in Table 13-1 for example frequencies. In this example, shaded cells represent settings that, for a given SYSCLK frequency, result in core and/or VCO frequencies that do not comply with the minimum and maximum core frequencies listed in Table 9-3 on page 21.

**Table 13-1.** PC7410 Microprocessor PLL Configuration (1)(2)(3)(4)(5)

		Example Bus-to-Core Frequency in MHz (VCO Frequency in MHz)							
PLL_CFG [0:3]	Bus-to- Core Multiplier	Core-to- VCO Multiplier	Bus 33.3 MHz	Bus 50 MHz	Bus 66.6 MHz	Bus 75 MHz	Bus 83.3 MHz	Bus 100 MHz	Bus 133 MHz
0100	2x	2x							
0110	2.5x	2x							
1000	3x	2x							400 (800)
1110	3.5x	2x						350 (700)	465 (930)
1010	4x	2x						400 (800)	
0111	4.5x	2x					375 (750)	450 (900)	
1011	5x	2x				375 (750)	416 (833)	500 (1000)	
1001	5.5x	2x			366 (733)	412 (825)	458 (916)		
1101	6x	2x			400 (800)	450 (900)	500 (1000)		
0101	6.5x	2x			433 (866)	488 (967)			
0010	7x	2x		350 (700)	466 (933)				
0001	7.5x	2x		375 (750)	500 (1000)				
1100	8x	2x		400 (800)					
0000	9x	2x		450 (900)					
0011	PLL off	/bypass		PLL off, SYS	CLK clocks c	ore circuitry di	rectly, 1x bus-	to-core implied	
1111	PLI	L off		PLL off, no core clocking occurs					

Notes

- PLL\_CFG[0:3] settings not listed are reserved.
- 2. The sample bus-to-core frequencies shown are for reference only. Some PLL configurations may select bus, core, or VCO frequencies which are not useful, not supported, or not tested for by the PC7410; see "Clock AC Specifications" on page 20 for valid SYSCLK, core, and VCO frequencies.
- 3. In PLL-bypass mode, the SYSCLK input signal clocks the internal processor directly, the PLL is disabled, and the bus mode is set for 1:1 mode operation. This mode is intended for factory use and third- party emulator tool development only. Note: The AC timing specifications given in this document do not apply in PLL-bypass mode.
- 4. In PLL-off mode, no clocking occurs inside the PC7410 regardless of the SYSCLK input.
- 5. PLL-off mode should not be used during chip power-up sequencing.

The PC7410 generates the clock for the external L2 synchronous data SRAMs by dividing the core clock frequency of the PC7410. The divided-down clock is then phase-adjusted by an on-chip delay-lock-loop (DLL) circuit and should be routed from the PC74107410 to the external RAMs. A separate clock output, L2SYNC\_OUT is sent out half the distance to the SRAMs and then returned as an input to the DLL on pin L2SYNC\_IN so that the rising-edge of the clock as seen at the external RAMs can be aligned to the clocking of the internal latches in the L2 bus interface.

The core-to-L2 frequency divisor for the L2 PLL is selected through the L2CLK bits of the L2CR register. Generally, the divisor must be chosen according to the frequency supported by the external RAMs, the frequency of the PC7410 core, and the phase adjustment range that the L2 DLL supports. Table 13-2 shows various example L2 clock frequencies that can be obtained for a given set of core frequencies. The minimum L2 frequency target is 133 MHz. Sample core-to-L2 frequencies for the PC7410 is shown in Table 13-2. In this example, shaded cells represent settings that, for a given core frequency, result in L2 frequencies that do not comply with the minimum and maximum L2 frequencies listed in Table 9-6 on page 28.

eample colo to							
Core Frequency in MHz	÷1	÷1.5	÷2	÷2.5	÷3	÷3.5	÷4
350	350	233	175	140	_	_	_
366	366	244	183	147	_	-	_
400	400	266	200	160	133	-	_
433	_	288	216	173	144	_	_
450	_	300	225	180	150	_	_
466	_	311	233	186	155	133	_
500	_	333	250	200	166	143	_

**Table 13-2.** Sample Core-to-L2 Frequencies

Note:

The core and L2 frequencies are for reference only. Some examples may represent core or L2 frequencies which are not useful, not supported or not tested for by the PC7410; see "L2 Clock AC Specifications" on page 24 for valid L2CLK frequencies. The L2CR[L2SL] bit should be set for L2CLK frequencies less than 150 MHz.

## 14. System Design Information

### 14.1 PLL and DLL Power Supply Filtering

The  $AV_{DD}$  and  $L2AV_{DD}$  power signals are provided on the PC7410 to supply power to the PLL and DLL, respectively. Both  $AV_{DD}$  and  $L2AV_{DD}$  can be supplied power from the  $V_{DD}$  power plane. High frequency noise in the 500 kHz to 10 MHz resonant frequency range of the PLL on the  $V_{DD}$  power plane could affect the stability of the internal clocks.

On systems that use the PC7410 HCTE device, the  $AV_{DD}$  and  $L2AV_{DD}$  input signals should both implement the circuit shown in Figure 14-1 on page 42.

On systems that use the PC7410 CBGA device, the  $L2AV_{DD}$  input should implement the circuit shown in Figure 14-1.

When selecting which filter to use on the  $AV_{DD}$  input of the PC7410 CBGA device specifically, system designers should refer to Erratum No. 18 in the PC7410 RISC Microprocessor Chip Errata (MPC7410CE). The  $AV_{DD}$  input of the PC7410 CBGA device is sensitive to system noise on both the  $V_{DD}$  power plane, as described above, and the  $OV_{DD}$  power plane as described in the Erratum No. 18. With these  $AV_{DD}$  sensitivities to  $OV_{DD}$  and  $V_{DD}$  noise, care must be taken when selecting the filter circuit for the  $AV_{DD}$  input of the PC7410 CBGA device. Erratum No. 18 does not apply to the  $AV_{DD}$  input of the MPC7401 HCTE device, nor does it affect the L2AV<sub>DD</sub> input of either the HCTE or the CBGA device.

As described in Erratum No. 18, when there is a high amount of noise on the  $OV_{DD}$  power plane due to I/O switching rates, it is possible for the  $OV_{DD}$  noise to couple into the PLL supply voltage ( $AV_{DD}$ ) internal to the PC7410 CBGA package. It is the recommendation of Freescale, that new designs using the PC7410 CBGA package provide the ability to implement either filter shown in Figure 14-1 and Figure 14-2 at the  $AV_{DD}$  input. Existing designs that implemented Figure 14-1 on  $AV_{DD}$  may never experience the error described in Erratum No. 18. Both new and existing designs should qualify both  $AV_{DD}$  filter solutions, and the filter providing the most robust margin should be implemented.

Figure 14-1. PLL Power Supply Filter Circuit No.1





Figure 14-2. PLL Power Supply Filter Circuit No.2




The filter circuit should be placed as close as possible to the  $AV_{DD}$  pin to minimize noise coupled from nearby circuits. A separate circuit should be placed as close as possible to the  $L2AV_{DD}$  pin. It is often possible to route directly from the capacitors to the  $AV_{DD}$  pin, which is on the periphery of the 360 CBGA footprint, without the inductance of vias. The  $L2AV_{DD}$  pin may be more difficult to route, but is proportionately less critical.

It is the recommendation of Freescale, that systems that implement the AV<sub>DD</sub> filter shown in Figure 14-2 design in the pads for the removed capacitors (shown in Figure 14-1), to provide for the possible reintroduction of the filter in Figure 14-1. This would be necessary in case there is a planned transition from the CBGA package to the HiTCE package of the PC7410.

#### 14.2 Power Supply Voltage Sequency

The notes in Table 6-1 on page 9 contain cautions about the sequencing of the external bus voltages and core voltage of the PC7410 (when they are different). These cautions are necessary for the long term reliability of the part. If they are violated, the electrostatic discharge (ESD) protection diodes will be forward-biased and excessive current can flow through these diodes. If the system power supply design does not control the voltage sequencing, one or both of the circuits of Figure 14-3 can be added to meet these requirements. The MUR420 Schottky diodes of Figure 14-3 control the maximum potential difference between the external bus and core power supplies on power-up and the 1N5820 diodes regulate the maximum potential difference on power-down.

Figure 14-3. Example Voltage Sequencing Circuits



#### 14.3 Decoupling Recommendations

Due to the PC7410's dynamic power management feature, large address and data buses and high operating frequencies, the PC7410 can generate transient power surges and high frequency noise in its power supply, especially while driving large capacitive loads. This noise must be prevented from reaching other components in the PC7410 system and the PC7410 itself requires a clean, tightly regulated source of power. Therefore, it is recommended that the system designer place at least one decoupling capacitor at each  $V_{DD}$ ,  $OV_{DD}$ , and  $L2OV_{DD}$  pin of the PC7410. It is also recommended that these decoupling capacitors receive their power from separate  $V_{DD}$ ,  $(L2)OV_{DD}$ , and GND power planes in the PCB, utilizing short traces to minimize inductance.

These capacitors should have a value of  $0.01~\mu\text{F}$  or  $0.1~\mu\text{F}$ . Only ceramic SMT (surface mount technology) capacitors should be used to minimize lead inductance, preferably 0508 or 0603 orientations where connections are made along the length of the part. Consistent with the recommendations of Dr. Howard Johnson in <u>High Speed Digital Design: A Handbook of Black Magic</u> (Prentice Hall, 1993) and contrary to previous recommendations for decoupling Power Architecture microprocessors, multiple small capacitors of equal value are recommended over using multiple values of capacitance.

In addition, it is recommended that there be several bulk storage capacitors distributed around the PCB, feeding the  $V_{DD}$ , L2OV $_{DD}$ , and OV $_{DD}$  planes to enable quick recharging of the smaller chip capacitors. These bulk capacitors should have a low ESR (equivalent series resistance) rating to ensure the quick response time necessary. They should also be connected to the power and ground planes through two vias to minimize inductance. Suggested bulk capacitors are 100 - 330  $\mu$ F (AVX TPS tantalum or Sanyo OSCON).

#### 14.4 Connection Recommendations

To ensure reliable operation, it is highly recommended to connect unused inputs to an appropriate signal level. Unused active low inputs should be tied to  $OV_{DD}$ . Unused active high inputs should be connected to GND. All NC (no-connect) signals must remain unconnected.

Power and ground connections must be made to all external  $V_{DD}$ ,  $OV_{DD}$ ,  $L2OV_{DD}$ , and GND pins of the PC7410.

See "L2 Clock AC Specifications" on page 24 for a discussion of the L2SYNC\_OUT and L2SYNC\_IN signals.


#### 14.5 Output Buffer DC Impedance

The PC7410 60x and L2 I/O drivers are characterized over process, voltage and temperature. To measure  $Z_0$ , an external resistor is connected from the chip pad to  $OV_{DD}$  or GND. Then the value of each resistor is varied until the pad voltage is  $OV_{DD}/2$  (see Figure 14-4).

The output impedance is the average of two components, the resistances of the pull-up and pull-down devices. When data is held low, SW2 is closed (SW1 is open), and  $R_N$  is trimmed until the voltage at the pad equals  $OV_{DD}/2$ .  $R_N$  then becomes the resistance of the pull-down devices. When data is held high, SW1 is closed (SW2 is open), and  $R_P$  is trimmed until the voltage at the pad equals  $OV_{DD}/2$ .  $R_P$  then becomes the resistance of the pull-up devices.  $R_P$  and  $R_N$  are designed to be close to each other in value. Then  $Z_0 = (R_P + R_N)/2$ .

Figure 14-4 describes the driver impedance measurement circuit described above.

Figure 14-4. Driver Impedance Measurement Circuit



Alternately, the following is another method to determine the output impedance of the PC7410. A voltage source, Vforce, is connected to the output of the PC7410, as in Figure 14-4. Data is held low, the voltage source is set to a value that is equal to  $(L2)OV_{DD}/2$ , and the current sourced by Vforce is measured. The voltage drop across the pull-down device, which is equal to  $(L2)OV_{DD}/2$ , is divided by the measured current to determine the output impedance of the pull-down device, RN. Similarly, the impedance of the pull-up device is determined by dividing the voltage drop of the pull-up,  $(L2)OV_{DD}/2$ , by the current sank by the pull-up when the data is high and Vforce is equal to  $(L2)OV_{DD}/2$ . This method can be employed with either empirical data from a test setup or with data from simulation models, such as IBIS.

 $R_P$  and  $R_N$  are designed to be close to each other in value. Then,  $Z_0 = (R_P + R_N)/2$ . Figure 14-5 describes the alternate driver impedance measurement circuit.

Figure 14-5. Alternate Driver Impedance Measurement Circuit




Table 14-1 summarizes the signal impedance results. The driver impedance values were characterized at 0°, 65°, and 105°C. The impedance increases with junction temperature and is relatively unaffected by bus voltage.

**Table 14-1.** Impedance Characteristics with  $V_{DD} = 1.8V$ ,  $OV_{DD} = 2.5V$ ,  $T_J = 0^{\circ} C - 105^{\circ} C$ 

Impedance	Processor bus	L2 Bus	Symbol	Unit
R <sub>N</sub>	41.5 – 54.3	42.7 – 54.1	$Z_0$	Ω
R <sub>P</sub>	37.3 – 55.3	39.3 – 50	$Z_0$	Ω

#### 14.6 Pull-up Resistor Requirements

The PC7410 requires pull-up resistors (1 k $\Omega$  – 5 k $\Omega$ ) on several control pins of the bus interface to maintain the control signals in the negated state after they have been actively negated and released by the PC7410 or other bus masters. These pins are:  $\overline{\text{TS}}$ ,  $\overline{\text{ARTRY}}$ ,  $\overline{\text{SHDO}}$ ,  $\overline{\text{SHD1}}$ .

Four test pins also require pull-up resistors ( $100\Omega - 1 \text{ k}\Omega$ ). These pins are  $\overline{\text{CHK}}$ , L1\_TSTCLK, L2\_TSTCLK, and  $\overline{\text{LSSD\_MODE}}$ . These signals are for factory use only and must be pulled up to  $OV_{DD}$  for normal machine operation.

If pull-down resistors are used to configure BVSEL or L2VSEL, the resistors should be less than  $250\Omega$  (see Table 12-1 on page 33). Because PLL\_CFG[0:3] must remain stable during normal operation, strong pull-up and pull-down resistors (1  $k\Omega$  or less) are recommended to configure these signals in order to protect against erroneous switching due to ground bounce, power supply noise or noise coupling.

In addition,  $\overline{\text{CKSTP\_OUT}}$  is an open-drain style output that requires a pull-up resistor (1 k $\Omega$ –5 k $\Omega$ ) if it is used by the system. The  $\overline{\text{CKSTP\_IN}}$  signal should likewise be pulled up through a pull-up resistor (1 k $\Omega$ –5 k $\Omega$ ) to prevent erroneous assertions of this signal.

During inactive periods on the bus, the address and transfer attributes may not be driven by any master and may, therefore, float in the high-impedance state for relatively long periods of time. Since the PC7410 must continually monitor these signals for snooping, this float condition may cause excessive power draw by the input receivers on the PC7410 or by other receivers in the system. These signals can be pulled up through weak (10 k $\Omega$ ) pull-up resistors by the system, address bus driven mode can be enabled (see the PC7410 RISC Microporcessor Family Users' Manual for more information on this mode), or these signals may be otherwise driven by the system during inactive periods of the bus to avoid this additional power draw. The snooped address and transfer attribute inputs are: A[0:31], AP[0:3], TT[0:4],  $\overline{Cl}$ ,  $\overline{WT}$ , and  $\overline{GBL}$ .

In systems where  $\overline{GBL}$  is not connected and other devices may be asserting  $\overline{TS}$  for a snoopable transaction while not driving  $\overline{GBL}$  to the processor, we recommend that a strong (1 k $\Omega$ ) pull-up resistor be used on  $\overline{GBL}$ . Note that the PC7410 will only snoop transactions when  $\overline{GBL}$  is asserted.

The data bus input receivers are normally turned off when no read operation is in progress and, therefore, do not require pull-up resistors on the bus. Other data bus receivers in the system, however, may require pull-ups, or that those signals be otherwise driven by the system during inactive periods by the system. The data bus signals are: DH[0:31], DL[0:31], and DP[0:7].

If address or data parity is not used by the system, and the respective parity checking is disabled through HID0, the input receivers for those pins are disabled, and those pins do not require pull-up resistors and should be left unconnected by the system. If parity checking is disabled through HID0, and parity generation is not required by the PC7410 (note that the PC7410 always generates parity), then all parity pins may be left unconnected by the system. The L2 interface does not normally require pull-up resistors.

#### 14.7 JTAG Configuration Signals

Boundary-scan testing is enabled through the JTAG interface signals. The TRST signal is optional in the IEEE 1149.1 specification, but is provided on all processors that implement the Power Architecture. While it is possible to force the TAP controller to the reset state using only the TCK and TMS signals, more reliable power-on reset performance will be obtained if the TRST signal is asserted during power-on reset.

Because the JTAG interface is also used for accessing the common on-chip processor (COP) function, simply tying TRST to HRESET is not practical.

The COP function of these processors allows a remote computer system (typically, a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor, with some additional status monitoring signals. The COP port requires the ability to independently assert HRESET or TRST in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures, or push-button switches, then the COP reset signals must be merged into these signals with logic.

The arrangement shown in Figure 14-6 on page 48 allows the COP port to independently assert  $\overline{\text{HRESET}}$  or  $\overline{\text{TRST}}$ , while ensuring that the target can drive  $\overline{\text{HRESET}}$  as well. If the JTAG interface and COP header will not be used,  $\overline{\text{TRST}}$  should be tied to  $\overline{\text{HRESET}}$  through a  $0\Omega$  isolation resistor so that it is asserted when the system reset signal ( $\overline{\text{HRESET}}$ ) is asserted ensuring that the JTAG scan chain is initialized during power-on. While Freescale recommends that the COP header be designed into the system as shown in Figure 14-6, if this is not possible, the isolation resistor will allow future access to  $\overline{\text{TRST}}$  in the case where a JTAG interface may need to be wired onto the system in debug situations.

The COP header shown in Figure 14-6 on page 48 adds many benefits — breakpoints, watchpoints, register and memory examination/modification, and other standard debugger features are possible through this interface — and can be as inexpensive as an unpopulated footprint for a header to be added when needed.

The COP interface has a standard header for connection to the target system, based on the 0.025" square-post 0.100" centered header assembly (often called a Berg header). The connector typically has pin 14 removed as a connector key.

There is no standardized way to number the COP header shown in Figure 14-6; consequently, many different pin numbers have been observed from emulator vendors. Some are numbered top-to-bottom then left-to-right, while others use left-to-right then top-to-bottom, while still others number the pins counter clockwise from pin 1 (as with an IC). Regardless of the numbering, the signal placement recommended in Figure 14-6 is common to all known emulators.

The QACK signal shown in Figure 14-6 is usually connected to the PCI bridge chip in a system and is an input to the PC7410 informing it that it can go into the quiescent state. Under normal operation this occurs during a low-power mode selection. In order for COP to work, the PC7410 must see this signal asserted (pulled down). While shown on the COP header, not all emulator products drive this signal. If the product does not, a pull-down resistor can be populated to assert this signal. Additionally, some emulator products implement open-drain type outputs and can only drive QACK asserted; for these tools, a pull-up resistor can be implemented to ensure this signal is deasserted when it is not being driven by the tool. Note that the pull-up and pull-down resistors on the QACK signal are mutually exclusive and it is never necessary to populate both in a system. To preserve correct power-down operation, QACK should be merged via logic so that it also can be driven by the PCI bridge.




Figure 14-6. COP Connector Diagram

Notes: 1. RUN/STOP, normally found on pin 5 of the COP header, is not implemented on the PC7410. Connect pin 5 of the COP header to  $OV_{DD}$  with a 10 k $\Omega$  pull-up resistor.

- 2. Key location; pin 14 is not physically present on the COP header.
- 3. Component not populated. Populate only if debug tool does not drive QACK.
- 4. Populate only if debug tool uses an open-drain type output and does not actively deassert QACK.
- 5. If the JTAG interface is implemented, connect HRESET from the target source to TRST from the COP header though an AND gate to TRST of the part. If the JTAG interface is not implemented, connect HRESET from the target source to TRST of the part through a 0Ω isolation resistor.
- 6. The COP port and target board should be able to independently assert HRESET and TRST to the processor in order to fully control the processor as shown above.

Table 14-2. COP Pin Definitions

Pins	Signal	Connection	Special Notes
1	TDO	TDO	
2	QACK	QACK	Add 2K pull-down to ground. Must be merged with on-board QACK, if any
3	TDI	TDI	
4	TRST	TRST	Add 2K pull-down to ground. Must be merged with on-board TRST if any See Figure 14-6 on page 48
5	RUN/STOP	No Connect	Used on 604e; leave no-connect for all other processors
6	VDD_SENSE	VDD	Add 2K pull-up to OV <sub>DD</sub> (for short circuit limiting protection only)
7	TCK	TCK	
8	CKSTP_IN	CKSTP_IN	Optional. Add 10K pull-up to OV <sub>DD</sub> . Used on several emulator products. Useful for checkstopping the processor from a logic analyzer of other external trigger
9	TMS	TMS	
10	N/A		
11	SRESET	SRESET	Merge with on-board SRESET, if any
12	N/A		
13	HRESET	HRESET	Merge with on-board HRESET
14	N/A		Key location; pin should be removed
15	CKSTP_OUT	CKSTP_OUT	Add 10K pull-up to OV <sub>DD</sub>
16	Ground	Digital Ground	

Boundary scan testing is enabled through the JTAG interface signals. (BSDL descriptions of the PC7410 are available on the Internet at www.mot.com/PowerPC/teksupport.) The TRST signal is optional in the IEEE 1149.1 specification but is provided on all Power Architecture implementations. While it is possible to force the TAP controller to the reset state using only the TCK and TMS signals, more reliable power-on reset performance will be obtained if the TRST signal is asserted during power-on reset. Since the JTAG interface is also used for accessing the common on-chip processor (COP) function of Power Architecture processors, simply tying TRST to HRESET is not practical.

The common on-chip processor (COP) function of Power Architecture processors allows a remote computer system (typically a PC with dedicated hardware and debugging software) to access and control the internal operations of the processor. The COP interface connects primarily through the JTAG port of the processor with some additional status monitoring signals. The COP port requires the ability to independently assert HRESET or TRST in order to fully control the processor. If the target system has independent reset sources, such as voltage monitors, watchdog timers, power supply failures or pushbutton switches, then the COP reset signals must be merged into these signals with logic.

The arrangement shown in Figure 14-6 allows the COP to independently assert HRESET or TRST, while ensuring that the target can drive HRESET as well. The pull-down resistor on TRST ensures that the JTAG scan chain is initialized during power-on if a JTAG interface cable is not attached; if it is attached, it is responsible for driving TRST when needed.

The COP header shown in Figure 14-6 on page 48 adds many benefits – breakpoints, watchpoints, register and memory examination/modification and other standard debugger features are possible through this interface - and can be as inexpensive as an unpopulated footprint for a header to be added when needed.

The COP interface has a standard header for connection to the target system, based on the 0.025" square-post 0.100" centered header assembly (often called a "Berg" header). The connector typically has pin 14 removed as a connector key, as shown in Figure 14-6.

## 15. Ordering Information

XX	7410	У	XXX	У	nnnn	L	X
Product Code <sup>(1)</sup>	Part Identifier	Temperature Range T <sub>J</sub> <sup>(1)</sup>	Package <sup>(1)</sup>	Screening Level	Max Internal Processor Speed <sup>(1)</sup>	Application Modifier <sup>(1)</sup>	Revision Level (1)
PC(X) <sup>(2)</sup>	7410	V: -40°C, +110°C M: -55°C, +125°C	G: CBGA GS: CI-CBGA GH: HITCE	U: Upscreening blank: Std	400 MHz 450 MHz 500 MHz	L: 1.8V ± 100 mV N: 1.5V ± 50 mV	E

- Notes: 1. For availability of the different versions, contact your local e2v sales office.
  - 2. The letter X in the part number designates a "Prototype" product that has not been qualified by e2v. Reliability of a PCX partnumber is not guaranteed and such part-number shall not be used in Flight Hardware. Product changes may still occur while shipping prototypes.

#### 16. Definitions

#### 16.1 Life Support Applications

These products are not designed for use in life support appliances, devices or systems where malfunction of these products can reasonably be expected to result in personal injury. e2v customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify e2v for any damages resulting from such improper use or sale.

## 17. Document Revision History

Table 17-1 provides a revision history for this hardware specification.

Table 17-1. Document Revision History

Rev. No	Date	Substantive Change(s)
Н	01/09	Modify Figure 12-5 on page 36, Figure 12-6 on page 37 and Figure 12-7 on page 38
G	12/07	Table 6-1 on page 9: Limit change of OV <sub>DD</sub> and L2OV <sub>DD</sub>
F	01/07	Name change from Atmel to e2v
		Table 8-1 on page 18: Changed note 1 to specify that $OV_{DD}$ and $L2OV_{DD}$ power is typically < 5% of $V_{DD}$ power
		Figure 12-5 on page 36: revised diagram and dimensions to specify 'cap regions' versus individual cap measurements.  Moved individual capacitor placement to separate figure
		Figure 12-6 on page 37: Added this figure to show each individual capacitor placement and value
E	10/2004	Figure 14-5 on page 45: updated COP Connector Diagram to recommend a weak pull-up resistor on TCK
L	10/2004	Table 9-1 on page 19: Changed measurement test condition IOH from –6mA to –5 mA for VOH and IOL from 6 mA to 5 mA for VOL per product bulletin
		"PLL and DLL Power Supply Filtering" on page 41: revised text regarding AV <sub>DD</sub> filter selection for the CBGA package
		Product specification release subsequent to product qualification  Motorola changed to Freescale
		Figure 12-5 on page 36: added package capacitor values
		Section "Thermal Management Assistant": deleted
		Section "Pull-up Resistor Requirements" on page 45: added recommendation that strong pull-up/down resistors be used on the PLL_CFG[0:3] signals
		Table 9-3 on page 21: removed mode input setup and hold times. These inputs adhere to the general input setup and hold specifications
D	02/2004	Figure 9-4 on page 24: revised mode input diagram to show sample points around HRESET negation
		Figure 14-6 on page 48: added note 6 to emphasize that COP emulator and target board need to be able to drive HRESET and TRST independently to the CPU
		Section "PLL and DLL Power Supply Filtering" on page 41: revised section for HCTE package. Added text and figure for AV <sub>DD</sub> filter for the CBGA package
		Section "Pull-up Resistor Requirements" on page 45: removed AACK, TEA, and TS from control signals requiring pull-ups. Removed TBST from snooped transfer attribute list. TBST is an output and is not snooped

## **PC7410**

## **Table of Contents**

	reatures	7
	Description	1
	Screening	2
1	Block Diagram	3
2	General Parameters	4
3	Overview	4
4	Signal Description	8
5	Detailed Specification	9
6	Applicable Documents	9
	6.1 Design and Construction	9
	6.2 Absolute Maximum Ratings	9
	6.3 Recommended Operating Conditions	11
7	Thermal Characteristics	12
	7.1 Package Characteristics	12
	7.2 Internal Package Conduction Resistance	13
	7.3 Thermal Management Information	13
8	Power Consideration	17
	8.1 Power Management	17
	8.2 Power Dissipation	18
9	Electrical Characteristics	19
	9.1 Static Characteristics	19
	9.2 Dynamic Characteristics	20
10	Preparation for Delivery	31
	10.1 Handling	31
11	Package Mechanical Data	31
	11.1 Parameters	31
12	Pin Assignments	32
	12.1 BGA360 Package	32
	12.2 Substrate Capacitors for the PC7410	39

13	Clock Selection	40
14	System Design Information	41
	14.1 PLL and DLL Power Supply Filtering	41
	14.2 Power Supply Voltage Sequency	43
	14.3 Decoupling Recommendations	43
	14.4 Connection Recommendations	44
	14.5 Output Buffer DC Impedance	44
	14.6 Pull-up Resistor Requirements	45
	14.7 JTAG Configuration Signals	46
15	Ordering Information	50
16	Definitions	50
	16.1 Life Support Applications	50
17	Document Revision History	51
	Table of Contents	i

# e<sub>2</sub>v

#### How to reach us

Home page: www.e2v.com

Sales offices:

Europe Regional sales office

e2v Itd

106 Waterhouse Lane

Chelmsford Essex CM1 2QU

England

Tel: +44 (0)1245 493493 Fax: +44 (0)1245 492492 mailto: enquiries@e2v.com

e2v sas

16 Burospace

F-91572 Bièvres Cedex

France

Tel: +33 (0) 16019 5500 Fax: +33 (0) 16019 5529

mailto: enquiries-fr@e2v.com

e2v gmbh

Industriestraße 29 82194 Gröbenzell

Germany

Tel: +49 (0) 8142 41057-0 Fax: +49 (0) 8142 284547

mailto: enquiries-de@e2v.com

**Americas** 

e2v inc

520 White Plains Road

Suite 450 Tarrytown, NY 10591

USA

Tel: +1 (914) 592 6050 or 1-800-342-5338,

Fax: +1 (914) 592-5148

mailto: enquiries-na@e2v.com

Asia Pacific

e2v ltd

11/F.,

Onfem Tower,

29 Wyndham Street,

Central, Hong Kong

Tel: +852 3679 364 8/9

Fax: +852 3583 1084

mailto: enquiries-ap@e2v.com

**Product Contact:** 

e2v

Avenue de Rochepleine

BP 123 - 38521 Saint-Egrève Cedex

France

Tel: +33 (0)4 76 58 30 00

Hotline:

mailto: std-hotline@e2v.com

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.

e2v semiconductors SAS 2009 0832H-HIREL-02/09