

PRELIMINARY DATASHEET

OVERVIEW

EV12AD550A is a dual S-band capable 12bit ADC intended for space applications that is built using a true single core architecture providing high spectral purity.

With a 3dB input bandwidth up to 4.3GHz it allows for digitization in S-band without frequency conversion. Synthetic Aperture Radar systems will also be able to operate this ADC with reduced dynamic range at frequencies beyond 5GHz without frequency down-conversion.

This device features a multiple ADC chained synchronization feature. This would help designing large array of synchronous ADC for example in active antenna array or MIMO systems.

Communications payloads will benefit from a cross-talk isolation between channels in excess of 80dB and Noise Power Ratio performance of 50dB in the first Nyquist zone.

This device comes in a hermetic flip chip CCGA323 package in Aluminum Nitride with improved thermal performance and is planned for QML-V and ESCC certification.

APPLICATIONS

- Earth observation SAR payload
- Telecommunication satellite payload
- Satellite data links
- Satellite altimeter
- Satellite TWTA compensation system
- Satellite to satellite laser data links

FEATURES

Dual channel 12 bits 1.5GSps ADC

- Single core architecture ADC
- Differential analog input voltage: 1Vppd
- Full Power Input bandwidth (-3dB): 4.3GHz
- Differential clock input
- Power consumption: 2.3W / channel
- Power supplies: Single Rail 3.4V or Dual rail 3.4V/2.5V
- Output interface: LVDS DEMUX 1:1 or 1:2
- Package: Hermetic CCGA323 21x21mm / 1mm pitch, Aluminum nitride material
- SPI configuration with space protection control
- Multiple ADC chained synchronization
- Test mode: ramp, flash, PRBS
- Control bit: parity, in-range, trigger
- Clock input at 3GHz

PERFORMANCE @ 1.5GSps

- 4.3GHz analog input bandwidth (-3dB)
- 50 dB NPR over 1st Nyquist
- 48 dB NPR over 2nd Nyquist
- 46 dB NPR over 3rd Nyquist
- 70 dBFS SFDR at 100MHz, -1dBFS
- 70 dBFS SFDR at 1900MHz, -8dBFS
- 60 dBFS SFDR at 3730MHz, -12dBFS
- 54 dBFS SFDR at 5300MHz, -12dBFS
- Latency < 7.5ns

Whilst e2v technologies has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v technologies accepts no liability beyond the set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.

e2v technologies (uk) limited, Waterhouse Lane, Chelmsford, Essex CM1 2QU United Kingdom Holding Company: e2v technologies plc

Telephone: +44 (0)1245 493493 Facsimile: +44 (0)1245 492492

Contact e2v by e-mail: enquiries@e2v.com or visit www.e2v.com for global sales and operations centres.

© e2v technologies (uk) limited 2016

Template: DF764388A-11

DS-1173BX, August 2016

1 Bloc Diagrams

1.1 DEMUX 1:1




Figure 1: Bloc diagram in DEMUX 1:1 output mode

1.2 DEMUX 1:2




Figure 2: Bloc diagram in DEMUX 1:2 output mode

2 Description

The EV12AD550A is a dual 12 bit 1.5GSps ADC featuring low latency LVDS parallel output with a built in selectable 1:2 or 1:1 DEMUX to compromise between power consumption and ease of interfacing.

The two channels can operate in phase or in opposition, thus allowing synchronous or interleaved sampling. Each channel is composed of a true single core ADC sampling at up to 1.5GSps. Based on an innovative architecture without interleaving, it provides high spectral purity. It offers an analog input bandwidth of up to 4.3GHz with 2 selectable configurations to optimize SNR performance when working in lower Nyquist zones or linearity performance in higher Nyquist zones. It also features a novel synchronization method to ease the synchronization of a large number of ADCs. This device is clocked at twice the sampling rate of each channel, thus at 3GHz at full speed where the channels sample at 1.5GSps. It is controlled through an SPI interface. All sensitive areas of the device have been protected to increase robustness. This includes, but is not limited to, clock circuitry and SPI registers. A supplementary feature is also provided to increase this robustness of the ADC and prevent potential external influence.

The EV12AD550A is available in a CCGA323 hermetic package using flip-chip assembly and operates over the extended temperature range $-55^{\circ}\text{C} < T_c; T_j < +125^{\circ}\text{C}$. This package is based on Aluminum Nitride material to ease power dissipation.

3 Specifications

3.1 Absolute maximum ratings

Absolute maximum ratings are limiting values (referenced to GND = 0V), to be applied individually, while other parameters are within specified operating conditions. Exposure to maximum ratings may affect device reliability.

Table 1: Absolute maximum ratings

| Parameter | Symbol | Value | | Unit |
|------------------------------|--|-------------|------------|------------------|
| | | Min | Max | |
| VCCA analog supply voltage | V _{CCA} | AGND - 0.3 | 3.8 | V |
| VCCIOx output supply voltage | V _{CCIOx} | GNDIO - 0.3 | 3.8 | V |
| VCCD digital supply voltage | V _{CCD} | DGND - 0.3 | 3.8 | V |
| Analog input swing | AIN _P - AIN _N , BIN _P - BIN _N | | 4.8 | V _{ppd} |
| Analog input voltage | AIN _P , AIN _N , BIN _P , BIN _N | AGND - 0.3 | 3.6 | V |
| Clock input swing | [CLK - CLKN] | | 4 | V _{ppd} |
| Clock input voltage | CLK, CLKN | AGND - 0.3 | 3.75 | V |
| SYNC input voltage | SYNC, SYNCN | AGND - 0.3 | VCCA + 0.3 | V |
| SYNC input swing | SYNC - SYNCN | | 4 | V _{ppd} |
| SPI input voltage | RSTN, SCLK, CSN, MOSI | DGND - 0.3 | VCCD + 0.3 | V |
| VDIOEA input voltage | DIODEA | -0.9 | 0.3 | V |

Notes: Inputs have been designed to allow for "cold sparing". This means that all inputs of the ADC can receive an input signal while VCCA and VCCD are either floating or to GND, as long as they are below the maximum ratings specified above (considering typical value for VCCA, VCCD and VCCIOxx)

Table 2: Absolute maximum ratings (ESD and temperature)

| Parameter | Symbol | Value | Unit |
|-------------------------------|---------|-------------|------|
| Electrostatic discharge (HBM) | ESD HBM | 750V | V |
| ESD classification | | CLASS 1B | |
| Storage temperature range | Tstg | -65 to +150 | °C |

Notes: All integrated circuits have to be handled with appropriate care to avoid damage due to ESD. Damage caused by inappropriate handling or storage could range from performance degradation to complete failure

3.2 Recommended conditions of use

Table 3: Recommended conditions of use

| Parameter | Symbol | Value | Unit |
|--|--|------------|------|
| VCCA analog supply voltage | V_{CCA} | 3.4 | V |
| VCCIOx output supply voltage 1 | V_{CCIOx1} | 3.4 or 2.5 | V |
| VCCIOx output supply voltage 2 | V_{CCIOx2} | 3.4 | V |
| VCCD digital supply voltage | V_{CCD} | 3.4 or 2.5 | V |
| External clock frequency | F_C | ≤ 3 | GHz |
| Differential analog input full scale swing | $ AIN_P - AIN_N $, $ BIN_P - BIN_N $ | 1.0 | Vppd |
| Differential analog input full scale power | P_A, P_B | 1 | dBm |
| Differential clock input power | P_{CLK} | 1 | dBm |
| SPI input voltage | V_{IL} | 0 | V |
| | V_{IH} | VCCD | V |

Notes: $V_{CCIOx1} = 2.5V$ and $V_{CCD} = 2.5V$ can be used to reduce power consumption. Refer to Table 18 in section [DEMUX 1:1 or 1:2](#) for more information

Table 4: Recommended temperature conditions of use

| Parameter | Symbol | Value | Unit |
|---|------------|-------------------------|-------------|
| Operating temperature range (for performances) | $T_C; T_J$ | $-55 < T_C; T_J < +125$ | $^{\circ}C$ |
| Operating temperature range for long term reliability (17 years) | $T_C; T_J$ | $-55 < T_C; T_J < +110$ | $^{\circ}C$ |

Notes: T_J refers to the hot spot junction temperature on the die
Qualification pending

3.3 Explanation of test levels

Table 5: Explanation of test levels

| Test level | Comments |
|------------|---|
| 1 | 100% production tested at $T_{amb} = +25^{\circ}C$ (1) |
| 2 | 100% production tested at $T_{amb} = +25^{\circ}C$, and sample tested at specified temperatures (1) |
| 3 | Sample tested only at specified temperatures |
| 4 | Parameter is guaranteed by characterization testing (thermal steady-state conditions at specified temperature). |
| 5 | Parameter value is guaranteed by design |
| 6 | 100% tested over specified temperature range |

Notes: Only MIN and MAX values are guaranteed
1. Unless otherwise specified

3.4 Electrical characteristics for supplies, inputs and outputs

Unless otherwise specified:

- Typical values are given for typical supplies in single-rail configuration (Refer to Table 18 in section [DEMUX 1:1 or 1:2](#) for more information) at Tamb = +25°C.
- Minimum and maximum values are given over corresponding temperature range for typical power supplies.
- Values are given with SDA disabled.

Table 6: Electrical characteristics for supplies, inputs and outputs

| Parameter | Test level | Symbol | Value | | | Unit | Note | | |
|----------------------------------|--|---|---|------------|------|------|------|-----|----|
| | | | Min | Typ | Max | | | | |
| Resolution | | | 12 | | | bit | | | |
| POWER REQUIREMENTS | | | | | | | | | |
| Power supply voltage | 6 | <ul style="list-style-type: none"> Analog Output | V_{CCA} | 3.25 | 3.4 | 3.55 | V | (1) | |
| | | V_{CCIOx1} 3.4V | 3.25 | 3.4 | 3.55 | V | | | |
| | | V_{CCIOx1} 2.5V | 2.35 | 2.5 | 2.65 | V | | | |
| | | V_{CCIOx2} | 3.25 | 3.4 | 3.55 | V | | | |
| | | <ul style="list-style-type: none"> Digital | V_{CCD} 3.4V | 3.25 | 3.4 | 3.55 | V | | |
| | | V_{CCD} 2.5V | 2.35 | 2.5 | 2.65 | V | | | |
| Power supply current in DMUX 1:1 | 6 | <ul style="list-style-type: none"> Analog, VCCA = 3.4V Output 2 | I_{CCA} | 960 | 1090 | 1200 | mA | (2) | |
| | | Full swing, VCCIOH2 = 3.4V | I_{CCO2} | 50 | 62 | 75 | mA | | |
| | | Reduced swing, VCCIOH2 = 3.4V | I_{CCO2} | 50 | 62 | 75 | mA | | |
| | | <ul style="list-style-type: none"> Output 1 | Full swing, VCCIOH1 = 3.4V | I_{CCO1} | 105 | 145 | 205 | | mA |
| | | Reduced swing, VCCIOH1 = 2.5V | I_{CCO1} | 60 | 100 | 140 | mA | | |
| | | Reduced swing, VCCIOH1 = 3.4V | I_{CCO1} | 63 | 103 | 143 | mA | | |
| | | <ul style="list-style-type: none"> Digital | VCCD = 3.4V | I_{CCD} | 76 | 93 | 122 | | mA |
| | | VCCD = 2.5V | I_{CCD} | 70 | 88 | 116 | mA | | |
| Power supply current in DMUX 1:2 | | 6 | <ul style="list-style-type: none"> Analog, VCCA = 3.4V Output 2 | I_{CCA} | 960 | 1090 | 1200 | | mA |
| | Full swing, VCCIOx2 = 3.4V | | I_{CCO2} | 86 | 98 | 110 | mA | | |
| | Reduced swing, VCCIOx2 = 3.4V | | I_{CCO2} | 86 | 98 | 110 | mA | | |
| | <ul style="list-style-type: none"> Output 1 | | Full swing, VCCIOx1 = 3.4V | I_{CCO1} | 224 | 247 | 270 | mA | |
| | Reduced swing, VCCIOx1 = 2.5V | | I_{CCO1} | 155 | 170 | 185 | mA | | |
| | Reduced swing, VCCIOx1 = 3.4V | | I_{CCO1} | 160 | 180 | 200 | mA | | |
| | <ul style="list-style-type: none"> Digital | | | | | | | | |

| Parameter | Test level | Symbol | Value | | | Unit | Note |
|---|------------|---|----------|------|------|---------------|------|
| | | | Min | Typ | Max | | |
| VCCD = 3.4V | | I_{CCD} | 66 | 89 | 112 | mA | |
| VCCD = 2.5V | | I_{CCD} | 60 | 83 | 106 | mA | |
| Power supply current in full standby mode | | | | | | | |
| • Analog | | I_{CCA} | 300 | 348 | 400 | mA | |
| • Output (DMUX 1:1) | 6 | I_{CCO} | 140 | 164 | 210 | mA | (2) |
| • Output (DMUX 1:2) | | I_{CCO} | 200 | 270 | 350 | mA | |
| • Digital | | I_{CCD} | 10 | 23 | 30 | mA | |
| Power dissipation (VCCA = VCCD = VCCIOxx = 3.4V) | | | | | | | |
| • DEMUX1:1 - Full swing | | P_D | | 4.6 | | W | (2) |
| - Reduced swing | 6 | | 4.2 | 4.5 | 4.8 | W | |
| • DEMUX1:2 - Full swing | | | 4.5 | 5.0 | 5.5 | W | |
| - Reduced swing | | | 4.5 | 4.7 | 5 | W | |
| Power dissipation (VCCA = VCCIOx2 = 3.4V, VCCD = VCCIOx1 = 2.5V) | | | | | | | |
| • DEMUX1:1, Reduced swing | 6 | P_D | 3.9 | 4.2 | 4.5 | W | (2) |
| • DEMUX1:2 Reduced swing | | | 4 | 4.5 | 5 | W | |
| Power dissipation in full standby mode (VCCA = VCCD = VCCIOxx = 3.4V) | 6 | P_D | 2.2 | 2.7 | 3.4 | W | |
| ANALOG INPUTS | | | | | | | |
| Analog input coupling | | | AC or DC | | | | (3) |
| Analog input common mode voltage | | V_{INCM} | 2.4 | | | V | (4) |
| Analog differential input full scale voltage | 6 | $ AIN_p - AIN_N ,$ $ BIN_p - BIN_N $ | 1 | | | Vppd | |
| Analog differential input full scale power (100Ω differential termination) | | P_{IN} | 1 | | | dBm | |
| Analog input leakage current | 4 | I_{IN} | 40 | | | μA | |
| Analog input resistance | | | | | | | |
| • Without trimming | 6 | R_{IN} | 80 | 100 | 120 | Ω | (5) |
| • With trimming | | | 95 | 100 | 105 | Ω | |
| Crosstalk between analog inputs | 4 | Xtalk | 80 | | | dB | (6) |
| CLOCK INPUTS | | | | | | | |
| Clock common mode voltage | 6 | V_{CCM} | 2.40 | 2.57 | 2.75 | V | |
| Clock differential input power (100Ω differential termination) | 4 | P_{CLK} | -3 | 1 | 7 | dBm | |
| Clock input capacitance (including die and package) | 4 | C_{CLK} | 1 | | | pf | |
| Clock differential input resistance | 6 | R_{CLK} | 80 | 100 | 120 | Ω | |
| Clock slew rate | 4 | SR_{CLK} | 8 | 12 | | GV/s | |
| Clock jitter (3GHz sine wave) Integrated from 10MHz to 10GHz | | Jitter | 100 | | | $f_{S_{rms}}$ | |
| Intrinsic clock jitter - SDA off | 4 | Intrinsic jitter | 135 | | | $f_{S_{rms}}$ | |
| - SDA on | | | 200 | | | | |
| Clock duty cycle | 4 | Duty cycle | 45 | 50 | 55 | % | |
| SYNCTRIG INPUTS | | | | | | | |
| SYNCTRIG common mode voltage | 4 | V_{ICM} | 1.125 | 1.25 | 1.8 | V | |

| Parameter | Test level | Symbol | Value | | | Unit | Note | |
|---|---|-------------------|-------------------|------|---------------|----------|------|--|
| | | | Min | Typ | Max | | | |
| SYNCTRIG differential swing | 4 | $V_{IH} - V_{IL}$ | 100 | 350 | 450 | mVp | | |
| SYNCTRIG input capacitance | 4 | C_{SYNC} | | 1 | | pf | | |
| SYNCTRIG input resistance | 4 | R_{SYNC} | 80 | 100 | 120 | Ω | | |
| SYNCTRIG slew rate | 4 | SR_{SYNC} | 500 | | | MV/s | | |
| SPI INPUTS (RSTN, SCLK, CSN, MOSI) | | | | | | | | |
| CMOS Schmitt trigger low level threshold | 4 | V_{IL} | | | $0.35V_{CCD}$ | V | | |
| CMOS Schmitt trigger high level threshold | 4 | V_{IH} | $0.65V_{CCD}$ | | | V | | |
| CMOS Schmitt trigger hysteresis | 4 | V_{th} | $0.1V_{CCD}$ | | | V | | |
| CMOS low level input current | 4 | I_{IL} | | | 300 | nA | | |
| CMOS high level input current | 4 | I_{IH} | | | 1000 | nA | | |
| SPI OUTPUT (MISO) | | | | | | | | |
| CMOS low level output voltage | 4 | V_{OL} | | | $0.2V_{CCD}$ | V | | |
| CMOS high level output voltage | 4 | V_{OH} | $0.8V_{CCD}$ | | | V | | |
| LVDS OUTPUT | | | | | | | | |
| Full swing | - Common mode voltage - Swing - Logic low - Logic high | 6 | VO_{CM} | 1.23 | 1.36 | 1.48 | V | |
| | | | $V_{OH} - V_{OL}$ | 230 | 320 | 480 | mVp | |
| | | | V_{OL} | | | 1.30 | V | |
| | | | V_{OH} | 1.40 | | | V | |
| Reduced swing | - Common mode voltage - Swing - Logic low - Logic high | 6 | VO_{CM} | 1.25 | 1.36 | 1.5 | V | |
| | | | $V_{OH} - V_{OL}$ | 200 | 290 | 350 | mVp | |
| | | | V_{OL} | | | 1.35 | V | |
| | | | V_{OH} | 1.40 | | | V | |

- Notes:
1. Refer to Table 18 in section [DEMUX 1:1 or 1:2](#) for more information on power supplies management
 2. Enabling SDA increases power consumption by 80mW (23mA on VCCA)
 3. The DC analog common mode voltage is provided by the CMIREF output of the ADC
 4. See section [Input common mode trimming](#) for more information on the range available.
 5. For optimal performance, in terms of VSWR, the input impedance must be $50\Omega \pm 5\%$ and the analog input impedance must be digitally trimmed to cope with process deviation. Refer to section [Input impedance trimming](#) for more information
 6. Refer to Figure 21 in section [Characterization results](#) for more results on the crosstalk performance

3.5 Converter characteristics

Unless otherwise specified:

- Typical values are given for typical supplies in dual-rail configuration (Refer to Table 18 in section [DEMUX 1:1 or 1:2](#) for more information) at Tamb = +25°C Both cores comply with the below specification when the OTP have been loaded.
- Minimum and maximum values are given over corresponding temperature range for typical power supplies.
- Values are specified at 1.5GSps.
- Values are given with SDA disabled.

Table 7: Static characteristics

| Parameter | Test level | Symbol | Value | | | Unit | Note |
|--|------------|--------|-------|-----|------|------|------|
| | | | Min | Typ | Max | | |
| DC accuracy / Fs = 1.5GSps, Fin = 100MHz, -1dBFS | | | | | | | |
| Gain variation | | Go | -1.5 | 0 | 1.5 | dB | (1) |
| Gain variation versus temperature | | G(T) | -0.5 | 0 | 0.5 | dB | |
| DC offset | | | -0.25 | 0 | 0.25 | LSB | (2) |
| Differential Non Linearity | | DNL | TBD | | TBD | LSB | |
| DNL rms | | DNLrms | | TBD | TBD | LSB | |
| Integral Non Linearity | | INL | TBD | | TBD | LSB | |
| INL rms | | INLrms | | 0.6 | TBD | LSB | |

Notes: 1. This value corresponds to the maximum deviation from part to part
2. After DC offset calibration

Table 8: Dynamic characteristics

| Parameter | Test level | Symbol | Value | | | Unit | Note |
|---|------------|--------|-------|-------|--------|------|------|
| | | | Min | Typ | Max | | |
| ANALOG INPUT | | | | | | | |
| Full power input bandwidth | | | | | | | |
| <ul style="list-style-type: none"> Nominal bandwidth (NBW) | 4 | | | 3.7 | | GHz | (1) |
| <ul style="list-style-type: none"> Extended bandwidth (EBW) | 4 | | | 4.3 | | GHz | |
| Gain flatness (+/- 0.5dB) | | | | | | | |
| <ul style="list-style-type: none"> Nominal bandwidth (NBW) | 4 | | | 1000 | | MHz | |
| <ul style="list-style-type: none"> Extended bandwidth (EBW) | 4 | | | 1100 | | MHz | |
| Input voltage standing wave ratio | | | | | | | |
| <ul style="list-style-type: none"> Up to 2.4GHz | 4 | VSWR | | 1.2:1 | 1.28:1 | | |
| <ul style="list-style-type: none"> Up to 5GHz | 4 | | | 2:1 | | | |
| DYNAMIC PERFORMANCE | | | | | | | |
| Noise Power Ratio (600MHz noise bandwidth, 5MHz notch centered at Fs/4) | | | | | | | |
| <ul style="list-style-type: none"> 1st Nyquist zone | 4 | NPR | | 50 | | dB | (2) |
| <ul style="list-style-type: none"> 2nd Nyquist zone | 4 | | 48 | dB | | | |
| <ul style="list-style-type: none"> 3rd Nyquist zone | 4 | | 46 | dB | | | |
| <ul style="list-style-type: none"> 4th Nyquist zone | 4 | | TBD | dB | | | |
| Spurious Free Dynamic Range | | | | | | | |

| Parameter | Test level | Symbol | Value | | | Unit | Note |
|---------------------------------------|------------|--------|-------|------|-----|------|------|
| | | | Min | Typ | Max | | |
| Fin = 100MHz, NBW | | | | | | | |
| • -1 dBFS | 4 | | | 70 | | dBc | |
| • -3 dBFS | 4 | | | 70 | | dBc | |
| • -8 dBFS | 4 | | | 63 | | dBc | |
| • -12 dBFS | 4 | | | 62 | | dBc | |
| Fin = 1480MHz, NBW | | | | | | | |
| • -1 dBFS | 4 | | | 66 | | dBc | |
| • -3 dBFS | 4 | | | 68 | | dBc | |
| • -8 dBFS | 4 | | | 69 | | dBc | |
| • -12 dBFS | 4 | | | 66 | | dBc | |
| Fin = 1900MHz, NBW | | SFDR | | | | | (3) |
| • -8 dBFS | 6 | | 53 | 61 | | dBc | |
| • -12 dBFS | 6 | | 51 | 64 | | dBc | |
| Fin = 2980MHz, EBW | | | | | | | |
| • -8 dBFS | 6 | | 46 | 50 | | dBc | |
| • -12 dBFS | 6 | | 50 | 55 | | dBc | |
| Fin = 3730MHz, EBW | | | | | | | |
| • -8 dBFS | 4 | | | 47 | | dBc | |
| • -12 dBFS | 4 | | | 51 | | dBc | |
| Fin = 5300MHz, out-of-band | | | | | | | |
| • -8 dBFS | 4 | | | TBD | | dBc | |
| • -12 dBFS | 4 | | | TBD | | dBc | |
| 3rd order intermodulation products | | IMD | | | | | (3) |
| Fin = 1425MHz & ΔFin = 10MHz / -7dBFS | | | | TBD | | dBc | |
| Total harmonic distortion | | | | | | | |
| Output level -1dBFS | | | | | | | |
| • Fin = 100MHz, NBW | 4 | | | 64 | | dBFS | |
| • Fin = 1480MHz, NBW | 4 | | | 63 | | dBFS | |
| Output level -8dBFS | | | | | | | |
| • Fin = 100MHz, NBW | 4 | THD | | 64 | | dBFS | (3) |
| • Fin = 1480MHz, NBW | | | | 63 | | dBFS | |
| • Fin = 1900MHz, NBW | 6 | | 57 | 61 | | dBFS | |
| • Fin = 2980MHz, EBW | 6 | | 53 | 57 | | dBFS | |
| • Fin = 3730MHz, EBW | 4 | | | 46 | | dBFS | |
| • Fin = 5300MHz, out-of-band | 4 | | | TBD | | dBFS | |
| Signal to Noise Ratio | | | | | | | |
| Output level -1dBFS | | | | | | | |
| • Fin = 100MHz, NBW | 4 | | | 58 | | dBFS | |
| • Fin = 1480MHz, NBW | 4 | | | 56.5 | | dBFS | |
| Output level -8dBFS | | | | | | | |
| • Fin = 100MHz, NBW | 4 | SNR | | 59 | | dBFS | |
| • Fin = 1480MHz, NBW | 4 | | | 58.5 | | dBFS | |
| • Fin = 1900MHz, NBW | 6 | | 55 | 58 | | dBFS | |
| • Fin = 2980MHz, EBW | 6 | | 53 | 56 | | dBFS | |

| Parameter | Test level | Symbol | Value | | | Unit | Note |
|---|----------------------------|--------|-------|--|-----|--|------|
| | | | Min | Typ | Max | | |
| <ul style="list-style-type: none"> Fin = 3730MHz, EBW Fin = 5300MHz, out-of-band | | | | 56 TBD | | dBFS dBFS | |
| Signal to Noise And Distortion | | | | | | | |
| Output level -1dBFS | | | | | | | |
| <ul style="list-style-type: none"> Fin = 100MHz, NBW Fin = 1480MHz, NBW | 4 4 | | | 57.5 56 | | dBFS dBFS | |
| Output level -8dBFS | | | | | | | |
| <ul style="list-style-type: none"> Fin = 100MHz, NBW Fin = 1480MHz, NBW Fin = 1900MHz, NBW Fin = 2980MHz, EBW Fin = 3730MHz, EBW Fin = 5300MHz, out-of-band | 4 4 6 6 4 4 | SINAD | | 58 57.5 53 50 52 TBD | | dBFS dBFS dBFS dBFS dBFS dBFS | |
| Effective Number Of Bits | | | | | | | |
| Output level -1dBFS | | | | | | | |
| <ul style="list-style-type: none"> Fin = 100MHz, NBW Fin = 1480MHz, NBW | 4 4 | | | 9.2 9.0 | | bit FS bit FS | |
| Output level -8dBFS | | | | | | | |
| <ul style="list-style-type: none"> Fin = 100MHz, NBW Fin = 1480MHz, NBW Fin = 1900MHz, NBW Fin = 2980MHz, EBW Fin = 3730MHz, EBW Fin = 5300MHz, out-of-band | 4 4 6 6 4 4 | ENOB | | 9.4 9.4 8.6 8.1 8.4 TBD | | bit FS bit FS bit FS bit FS bit FS bit FS | |
| Noise Spectral density at -1dBFS | | | | | | | |
| <ul style="list-style-type: none"> 1st Nyquist zone, NBW 2nd Nyquist zone, NBW 3rd Nyquist zone, EBW 4th Nyquist zone, EBW | 4 4 4 4 | | | -147 -145 -144 -141 | | dBm/Hz dBm/Hz dBm/Hz dBm/Hz | |
| Noise Spectral density at -8dBFS | | | | | | | |
| <ul style="list-style-type: none"> 1st Nyquist zone, NBW 2nd Nyquist zone, NBW 3rd Nyquist zone, EBW 4th Nyquist zone, EBW | 4 4 4 4 | NSD | | -147 -146 -146 -144 | | dBm/Hz dBm/Hz dBm/Hz dBm/Hz | |

Notes: 1. Optimal bandwidth selection depends on signal characteristic; the bandwidth selection allows optimizing noise and linearity trade-off. For signal below 2.0GHz, the bandwidth selection must be set to nominal, for large signal beyond 2GHz the bandwidth selection must be set to extended. The extended bandwidth degrades noise floor up to 1dB, but brings lower signal attenuation with high frequency input

2. Due to the high bandwidth of the ADC, generating high performance and high loading factor to input to the ADC is a challenge. The values indicated in this table indicate the NPR value obtained at optimum loading factor value

3. Linearity at high frequency is dominated by low order odd harmonics (especially H3) and H2. Phase difference on the differential inputs should be reduced as much as possible to optimize the 2nd harmonic level. Stepping back 3 or 6 dB on input signal gives significant improvement on SFDR figures

3.6 Transient and switching characteristics

Unless otherwise specified:

- Typical values are given for typical supplies in dual-rail configuration (Refer to Table 18 in section [DEMUX 1:1 or 1:2](#) for more information) at $T_{amb} = +25^{\circ}\text{C}$
- Both cores comply with the below specification when the OTP have been loaded.
- Minimum and maximum values are given over corresponding temperature range for typical power supplies.
- Values are specified at 1.5GSps.
- Values are given with SDA disabled.

Table 9: Transient characteristics

| Parameter | Test level | Symbol | Value | | | Unit | Note |
|--|------------|--------|-------|------------|-----|------|------|
| | | | Min | Typ | Max | | |
| ADC Code Error Rate at 1.5GSps (3GHz CLK) | 4 | CER | | 10^{-12} | | | (1) |
| ADC Code error rate at 1.25GSps (2.5GHz CLK) | 4 | CER | | 10^{-15} | | | (2) |
| Overvoltage Recovery Time | 4 | ORT | | 666 | | ps | |

Notes: 1. Output error amplitude > 128 LSB (3% of the full-scale). At $F_s = 1.5$ GSps, ambient temperature

2. Output error amplitude > 64 LSB (1.5% of the full-scale). At $F_s = 1.25$ GSps, ambient temperature

Table 10: Switching characteristics

| Parameter | Test level | Symbol | Value | | | Unit | Note |
|---|------------|------------|-------|-----|------|---------------|----------|
| | | | Min | Typ | Max | | |
| External clock frequency | 6 | F_{CLK} | 400 | | 3200 | MHz | (1) |
| Sampling frequency for performance | | | | | | | |
| • DEMUX 1:1 | 4 | $F_{S1:1}$ | 200 | | 1300 | MSps | (1) |
| • DEMUX 1:2 | | $F_{S1:2}$ | 200 | | 1500 | MSps | |
| Sampling frequency for operation | | | | | | | |
| • DEMUX 1:1 | 4 | $F_{S1:1}$ | 200 | | 1500 | MSps | (1) |
| • DEMUX 1:2 | 4 | $F_{S1:2}$ | 200 | | 1600 | MSps | |
| Aperture delay (SDA disabled) | 4 | T_A | | 135 | | ps | |
| Aperture delay tuning range (SDA enabled) | 4 | T_A | 120 | 175 | | ps | |
| Settling time at power-up | 5 | T_{PU} | | TBD | | μs | |
| LVDS OUTPUT | | | | | | | |
| Rise time for data (20-80%) | 4 | T_R | | 165 | | ps | (1), (2) |
| Fall time for data (20-80%) | 4 | T_F | | 165 | | ps | (1), (2) |
| Rise time for data ready (20-80%) | 4 | T_R | | 135 | | ps | (1), (2) |
| Fall time for data ready (20-80%) | 4 | T_F | | 135 | | ps | (1), (2) |
| Output data pipeline delay (latency) | | | | | | | |
| • Port high | 4 | T_{PDH} | | 22 | | T_{CLK} | (3) |
| • Port low | 4 | T_{PDL} | | 20 | | T_{CLK} | |
| Output data propagation delay | 4 | T_{OD} | | 2.5 | | ns | (3) |
| Output data to data ready delay | 4 | T_{D1} | | 1 | | T_{CLK} | (3) |
| Output data ready to data delay | 4 | T_{D2} | | 1 | | T_{CLK} | (3) |
| Output data ready A to data ready B skew | | T_{DRsk} | | TBD | | ps | |
| SYNC to data ready pipeline delay | | | | | | | |
| • DEMUX 1:1 | 4 | T_{RDR} | | 26 | | T_{CLK} | (4) |
| • DEMUX 1:2 | 4 | T_{RDR} | | 27 | | T_{CLK} | |

| Parameter | Test level | Symbol | Value | | | Unit | Note |
|---------------------------------|------------|------------------------|-------|------------|-----|------------------------|------|
| | | | Min | Typ | Max | | |
| SYNC pulse width | | T_{SYNC} | 16 | | | T_{CLK} | |
| SYNC to SYNCO pipeline delay | 4 | T_{PS} | | 1 | | T_{CLK} | |
| SYNC to SYNCO propagation delay | 4 | T_{ODS} | | 1 | | ns | |
| SYNC signal valid timing | 4 | T_1 T_2 | | 140 125 | | ps ps | (5) |
| Trigger data pipeline delay | | T_{PDH} T_{PDL} | | TBD TBD | | T_{CLK} T_{CLK} | |
| TRIG propagation delay | | T_{ODT} | | TBD | | ns | |

- Notes: 1. Performance only guaranteed at 1.5GSps max in DEMUX 1:2 mode and 1.3GSps max in DEMUX 1:1 mode
 2. Simulated with 50Ω lines modeled by 2.5nH in parallel with 1pF
 3. Refer to timing diagrams in Figure 3 and 4
 4. Refer to timing diagram in Figure 5. T1 and T2 correspond to setup and hold times of the SYNCTRIG input seen at the package input.
 5. Refer to timing diagram in Figure 6




Figure 3: Timing diagram in DEMUX 1:1




Figure 4: Timing diagram in DEMUX 1:2

For both figure 3 and 4, X represents either channel A or B. If channel A and B are interleaved, the internal sampling clocks of channel A and B are in opposition and their output data and data ready are delayed by 1 external CLK cycle.




Figure 5: SYNC timing diagram in DEMUX 1:1

Notes: In DEMUX 1:2 the only difference from the timing diagram above is the frequency of the data ready




Figure 6: SYNC edges forbidden zone

Notes: The timing diagram assumes that bit ESEL in register SYNC control is at '0'. If ESEL = '1', T1 and T2 have to be referenced to the falling edge of CLK. See section [SYNCTRIG input](#) for more information

Table 11: SPI switching characteristics

| Parameter | Test level | Symbol | Value | | | Unit | Note |
|-------------------|------------|----------------|-------|-----|-----|------------|------|
| | | | Min | Typ | Max | | |
| RSTN pulse length | | T_{RSTN} | 10 | | | μs | |
| SCLK frequency | | F_{SCLK} | | | 30 | MHz | |
| CSN to SCLK delay | | $T_{CSN-SCLK}$ | 0.5 | | | T_{SCLK} | (1) |
| MISO setup time | | T_{setup} | 3 | | | ns | (1) |
| MISO hold time | | T_{hold} | 3 | | | ns | (1) |
| MOSI output delay | | T_{delay} | | | TBD | ns | (1) |

Notes: 1. Refer to timing diagram in Figure 7




Figure 7: SPI timing diagram

3.7 Digital output coding

Table 12: ADC digital output coding table

| Differential analog input | Voltage level | Binary MSB (bit 11).....LSB(bit 0) In-range |
|---------------------------|--|--|
| > + 500.125 mV | >Top end of full scale + ½ LSB | 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 |
| + 500.125 mV + 500 mV | Top end of full scale + ½ LSB Top end of full scale - ½ LSB | 1 0 |
| + 0.125 mV - 0.125 mV | Mid-scale + ½ LSB Mid-scale - ½ LSB | 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 |
| - 500 mV -500.125 mV | Bottom end of full scale + ½ LSB Bottom end of full scale - ½ LSB | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |
| < - 500.125 mV | < Bottom end of full scale - ½ LSB | 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 |

3.8 Definition of terms

Table 13: Definition of terms

| Abbreviation | Term | Definition |
|--------------|-----------------------------------|---|
| CER | <i>Code Error Rate</i> | Probability to exceed a specified error threshold for a sample at maximum specified sampling rate. |
| DNL | <i>Differential non-linearity</i> | The Differential Non Linearity for an output code "i" is the difference between the measured step size of code "i" and the ideal LSB step size. DNL (i) is expressed in LSBs. DNL is the maximum value of all DNL (i). DNL error specification higher than -1 LSB guarantees that there are no missing output codes and that the transfer function is monotonic. |
| ENOB | <i>Effective Number Of Bits</i> | $\text{ENOB} = \frac{\text{SINAD} - 1.76 + 20 \log (A / \text{FS}/2)}{6.02}$ Where A is the input amplitude and FS is the full scale range of the ADC under test. |
| FPBW | <i>Full Power Input Bandwidth</i> | Analog input frequency at which the fundamental component in the digitally reconstructed output waveform has fallen by 3 dB with respect to its low frequency value (determined by FFT analysis) for input at -1dBFS (Full scale – 1dB). |
| IMD | <i>Intermodulation Distortion</i> | The two tones intermodulation distortion (IMD) rejection is the ratio of either input tone to the worst third order intermodulation products. It may be reported in dBFS (i.e., related to converter full scale), or in dBc (i.e., related to carrier signal level). |
| INL | <i>Integral non-linearity</i> | The Integral Non Linearity for an output code "i" is the difference between the measured input voltage at which the transition occurs and the ideal value of this transition. INL (i) is expressed in LSBs, and is the maximum value of all INL (i) . |
| JITTER | <i>Aperture uncertainty</i> | Sample to sample variation in aperture delay. The voltage error due to jitter depends on the slew rate of the signal at the sampling point. |
| LF | <i>Loading Factor</i> | The loading factor is $20\log(1/k)$, where k is the rms value of the broadband signal. This parameter relates to the NPR measurement. The optimum loading factor for a 12bits converter is $k = 5$ corresponding to a loading factor of -14dBFS. |
| NPR | <i>Noise Power Ratio</i> | The NPR is measured to characterize the ADC performance in response to broad bandwidth signals. When applying a notch-filtered broadband white-noise signal as the input to the ADC under test, the Noise Power Ratio is defined as the ratio of the average out-of-notch to the average in-notch power spectral density magnitudes for the FFT spectrum of the ADC output sample test. |
| NSD | <i>Noise Spectral Density</i> | The NSD is the power spectral density magnitude of the ADC expressed in dBm/Hz. |
| ORT | <i>Overvoltage Recovery Time</i> | Time to recover 0.2 % accuracy at the output, after a 150 % full scale step applied on the input is reduced to midscale. |
| OTP | <i>One Time Programmable</i> | OTP are fuses used to set circuit default configuration and calibrations. |

| Abbreviation | Term | Definition |
|--------------|---|--|
| SFDR | <i>Spurious Free Dynamic Range</i> | Ratio expressed in dB of the RMS signal amplitude, to the RMS value of the highest spectral component (peak spurious spectral component). The peak spurious component may or may not be a harmonic. It may be reported in dBFS (i.e., related to converter full scale), or in dBc (i.e., related to carrier signal level). |
| SINAD | <i>Signal to Noise And Distortion ratio</i> | Ratio expressed in dB of the RMS signal amplitude to the RMS sum of all other spectral components, including the harmonics except DC. It may be reported in dBFS (i.e., related to converter full scale), or in dBc (i.e., related to carrier signal level). |
| SNR | <i>Signal to Noise Ratio</i> | Ratio expressed in dB of the RMS signal amplitude to the RMS sum of all other spectral components excluding the 25 th first harmonics. It may be reported in dBFS (i.e., related to converter full scale), or in dBc (i.e., related to carrier signal level). |
| T1, T2 | <i>SYNC forbidden zone</i> | T1 and T2 represents setup and hold time on the SYNC input brought back to the input of the package. |
| TA | <i>Aperture delay</i> | Delay between the rising edge of the differential clock inputs (CLK, CLKN) (zero crossing point), and the time at which (XAI, XAIN where X = A, B) is sampled. |
| TF | <i>Fall time</i> | Time delay for the output DATA signals to fall from 20% to 80% of delta between high level and low level. |
| THD | <i>Total Harmonic Distortion</i> | Ratio expressed in dB of the RMS sum up to 25 th harmonic components, to the RMS input signal amplitude. It may be reported in dBFS (i.e., related to converter full scale), or in dBc (i.e., related to carrier signal level). |
| TOD | <i>Digital data output delay</i> | Delay from the rising edge of the differential clock inputs (CLK, CLKN) (zero crossing point) to the next point of change in the differential output data (zero crossing) with specified load. |
| TPD | <i>Pipeline delay / latency</i> | Number of clock cycles between the sampling edge of an input data and the associated output data being made available, (not taking into account TOD). |
| TR | <i>Rise time</i> | Time delay for the output DATA signals to rise from 20% to 80% of delta between low level and high level. |
| TRDR | <i>Data ready reset delay</i> | Delay between the edge of the external clock after reset (SYNC, SYNCN) and the reset to digital zero transition of the data ready output signal (XDR, where X = A, B)? |
| TS | <i>Settling time</i> | Time delay to achieve 0.2 % accuracy at the converter output when an 80% Full Scale step function is applied to the differential analog input. |
| TSYNC | <i>SYNC duration</i> | External SYNC pulse width needed for SYNC function. |
| VSWR | <i>Voltage Standing Wave Ratio</i> | The VSWR corresponds to the ADC input insertion loss due to input power reflection. For example a VSWR of 1.2 corresponds to a 20dB return loss (i.e. 99% power transmitted and 1% reflected). |

4 Package description

Hermetic Ceramic Column Grid Array CCGA323

Body size: 21mmx21mm

Mass: 7g including 6 sigma columns - TBC

Substrate type: Aluminum nitride (AlN)

Lid: Kovar polarized at AGND

Pitch: 1.0mm

Pins count: 323




Figure 9: Package cross-section

4.2 Thermal characteristics

Table 14: Package thermal characteristic

| Parameter | Symbol | Value | Unit |
|------------------------------|--|-------|---------|
| Thermal Resistance | $\Theta_{\text{Junction-Bottom of columns}}$ | 4.7 | °C/Watt |
| Thermal Resistance | $\Theta_{\text{Junction-top of lid}}^{(1)}$ | 3.9 | °C/Watt |
| Thermal Resistance | $\Theta_{\text{Junction-Ambient}}^{(2)}$ | TBD | °C/Watt |
| Delta Temp Hot Spot - Vdiode | | +10 | °C |

Notes: Thermal resistances are calculated from hot spot, not from average temperature with a TIM of 310 micron thick and a thermal conductivity of 10 W/m/K

1. Infinite heat sink at top of lid. No dissipation through columns
2. Typical Assumptions:
 - Convection according to JEDEC
 - Still air
 - Horizontal 2s2p board
 - Board size 114.3 × 76.2 mm, 1.6 mm thickness

4.3 Pinout top view

| | | | | | | | | | | | | | | | | | | | |
|---|-------|-------|-----------|-------|----------|---------|----------|----------|---------|---------|---------|----------|---------|----------|-------|---------|--------|--------|---|
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | |
| A | | AGND | SYNCTRIGP | AGND | AGND | AGND | AGND | AGND | CLKN | CLKP | AGND | AGND | AGND | AGND | AGND | DIODE_C | AGND | AGND | A |
| B | AGND | AGND | SYNCTRIGN | AGND | AGND | AGND | AGND | AGND | AGND | AGND | AGND | AGND | AGND | AGND | AGND | DIODE_A | AGND | AGND | B |
| C | SSOP | SSON | AGND | AGND | AGND | AINN | AINP | AGND | AGND | AGND | AGND | BINP | BINN | AGND | AGND | AGND | SYNCON | SYNCOP | C |
| D | AH11P | AH11N | AGND | AGND | CMIREFA | AGND | AGND | AGND | VCCA | VCCA | AGND | AGND | AGND | CMIREFB | AGND | AGND | BH11N | BH11P | D |
| E | AH10P | AH10N | AFU1P | AFU1N | AGND | AGND | VCCA | VCCA | AGND | AGND | VCCA | VCCA | AGND | AGND | BFU1N | BFU1P | BH10N | BH10P | E |
| F | AH8P | AH8N | AH9P | AH9N | GNDIO | GNDIO | AGND | AGND | VCCA | VCCA | AGND | AGND | GNDIO | GNDIO | BH9N | BH9P | BH8N | BH8P | F |
| G | AH6P | AH6N | AH7P | AH7N | VCCIOH2A | GNDIO | VCCIOH2A | AGND | AGND | AGND | AGND | VCCIOH2B | GNDIO | VCCIOH2B | BH7N | BH7P | BH6N | BH6P | G |
| H | AH4P | AH4N | AH5P | AH5N | VCCIOH1A | GNDIO | VCCIOH1A | VCCA | AGND | AGND | VCCA | VCCIOH1B | GNDIO | VCCIOH1B | BH5N | BH5P | BH4N | BH4P | H |
| J | AH2P | AH2N | AH3P | AH3N | GNDIO | GNDIO | VCCIOH2A | AGND | VCCA | VCCA | AGND | VCCIOH2B | GNDIO | GNDIO | BH3N | BH3P | BH2N | BH2P | J |
| K | AH0P | AH0N | AH1P | AH1N | GNDIO | GNDIO | VCCIOH1A | VCCA | VCCD | GND | VCCA | VCCIOH1B | GNDIO | GNDIO | BH1N | BH1P | BH0N | BH0P | K |
| L | ADRP | ADRN | AFU2P | AFU2N | VCCIO1A | GNDIO | VCCIO1A | GNDIO | VCCD | GND | GNDIO | VCCIO1B | GNDIO | VCCIO1B | BFU2N | BFU2P | BDRN | BDRP | L |
| M | AL0P | AL0N | AL1P | AL1N | GNDIO | VCCIO2A | GNDIO | VCCIO2A | VCCIO1A | VCCIO1B | VCCIO2B | GNDIO | VCCIO2B | GNDIO | BL1N | BL1P | BL0N | BL0P | M |
| N | AL2P | AL2N | AL3P | AL3N | GNDIO | GNDIO | VCCIO2A | GNDIO | GNDIO | GNDIO | GNDIO | VCCIO2B | GNDIO | GNDIO | BL3N | BL3P | BL2N | BL2P | N |
| P | AL4P | AL4N | AL5P | AL5N | GNDIO | GNDIO | GNDIO | GNDIO | GNDIO | GNDIO | GNDIO | GNDIO | GNDIO | GNDIO | BL5N | BL5P | BL4N | BL4P | P |
| R | AL6P | AL6N | AL7P | AL7N | GNDIO | GNDIO | GNDIO | GNDIO | GNDIO | GNDIO | GNDIO | GNDIO | GNDIO | GNDIO | BL7N | BL7P | BL6N | BL6P | R |
| T | AL8P | AL8N | AL9P | AL9N | GNDIO | GNDIO | GNDIO | GNDIO | GNDIO | GNDIO | GNDIO | GNDIO | GNDIO | GNDIO | BL9N | BL9P | BL8N | BL8P | T |
| U | AL10P | AL10N | AL11P | AL11N | GNDIO | TESTA | VCCFUSEC | GNDIO | GNDIO | GNDIO | GNDIO | SCLK | RSTN | GNDIO | BL11N | BL11P | BL10N | BL10P | U |
| V | GNDIO | GNDIO | GNDIO | GNDIO | GNDIO | SCAN | VCCFUSEB | VCCFUSEA | GNDIO | GNDIO | GNDIO | MISO | MOSI | CSN | GNDIO | GNDIO | GNDIO | GNDIO | V |
| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | |

Figure 10: Pinout top view

4.4 Pinout table

Table 15: Pinout table

| Pin label | Pin number | Description | I/O | Simplified electrical schematics |
|-----------------------|--|--|-----|----------------------------------|
| Power supplies | | | | |
| AGND | A2, A4, A5, A6, A7, A8, A11, A12, A13, A14, A15, A17, A18, B1, B2, B4, B5, B6, B7, B8, B9, B10, B11, B12, B13, B14, B15, B17, B18, C3, C4, C5, C8, C9, C10, C11, C14, C15, C16, D3, D4, D6, D7, D8, D11, D12, D13, D15, D16, E5, E6, E9, E10, E13, E14, F7, F8, F11, F12, G8, G9, G10, G11, H9, H10, J8, J11 | Analog ground | | |
| VCCA | D9, D10, E7, E8, E11, E12, F9, F10, H8, H11, J9, J10, K8, K11 | Analog power supply | | |
| GNDD | K10, L10 | Digital ground | | |
| VCCD | K9, L9 | Digital power supply | | |
| GNDIO | F5, F6, F13, F14, G6, G13, H6, H13, J5, J6, J13, J14, K5, K6, K13, K14, L6, L8, L11, L13, M5, M7, M12, M14, N5, N6, N8, N9, N10, N11, N13, N14, P5, P6, P7, P8, P9, P10, P11, P12, P13, P14, R5, R6, R7, R8, R9, R10, R11, R12, R13, R14, T5, T6, T7, T8, T9, T10, T11, T12, T13, T14, U5, U8, U9, U10, U11, U14, V1, V2, V3, V4, V5, V9, V10, V11, V15, V16, V17, V18 | I/O ground | | |
| VCCIOH1 | H5, H7, H12, H14, K7, K12 | Output power supply for LVDS port high | | |
| VCCIO L1 | L5, L7, L12, L14, M9, M10 | Output power supply for LVDS port low | | |
| VCCIOH2 | G5, G7, G12, G14, J7, J12 | Output power supply for LVDS port high | | |
| VCCIO L2 | M6, M8, M11, M13, N7, N12 | Output power supply for LVDS port low | | |
| Clock | | | | |
| CLKP CLKN | A9, A10 | Input clock signal | I | |

| Pin label | Pin number | Description | I/O | Simplified electrical schematics |
|--|--|--|-----|----------------------------------|
| Analog signals | | | | |
| AINP AINN | C7, C6 | Analog input for ADC A | I | |
| BINP BINN | C12, C13 | Analog input for ADC B | I | |
| CMIREFA CMIREFB | D5, D14 | Input signal common mode reference for A and B cores. In AC coupling operation this output must be left floating (not used) In DC coupling operation, these pins provide an output voltage which is the common mode voltage for the analog input signal and should be used to set the common mode voltage of the input driving buffer. | O | |
| Digital output (LVDS) | | | | |
| AH0P, AH0N AH1P, AH1N AH2P, AH2N AH3P, AH3N AH4P, AH4N AH5P, AH5N AH6P, AH6N AH7P, AH7N AH8P, AH8N AH9P, AH9N AH10P, AH10N AH11P, AH11N | K1, K2 K3, K4 J1, J2 J3, J4 H1, H2 H3, H4 G1, G2 G3, G4 F1, F2 F3, F4 E1, E2 D1, D2 | High port channel A output data AH0 is the LSB, AH11 is the MSB. (in DEMUX 1:1, this channel is enabled) | O | |
| AFU1P, AFU1N | E3, E4 | Channel A control bit 1 | O | |
| AL0P, AL0N AL1P, AL1N AL2P, AL2N AL3P, AL3N AL4P, AL4N AL5P, AL5N AL6P, AL6N AL7P, AL7N AL8P, AL8N AL9P, AL9N AL10P, AL10N AL11P, AL11N | M1, M2 M3, M4 N1, N2 N3, N4 P1, P2 P3, P4 R1, R2 R3, R4 T1, T2 T3, T4 U1, U2 U3, U4 | Low port channel A output data AL0 is the LSB, AL11 is the MSB. (in DEMUX 1:1, this channel is disabled) | O | |
| AFU2P, AFU2N | L3, L4 | Channel A control bit 2 | O | |
| ADRP, ADRN | L1, L2 | Channel A data ready | O | |
| BH0P, BH0N BH1P, BH1N BH2P, BH2N BH3P, BH3N BH4P, BH4N BH5P, BH5N BH6P, BH6N BH7P, BH7N BH8P, BH8N BH9P, BH9N BH10P, BH10N BH11P, BH11N | K18, K17 K16, K15 J18, J17 J16, J15 H18, H17 H16, H15 G18, G17 G16, G15 F18, F17 F16, F15 E18, E17 D18, D17 | High port channel B output data BH0 is the LSB, BH11 is the MSB. (in DEMUX 1:1, this channel is enabled) | O | |
| BFU1P, BFU1N | E16, E15 | Channel B control bit 1 | O | |

| Pin label | Pin number | Description | I/O | Simplified electrical schematics |
|--|--|---|-----|----------------------------------|
| BL0P, BL0N BL1P, BL1N BL2P, BL2N BL3P, BL3N BL4P, BL4N BL5P, BL5N BL6P, BL6N BL7P, BL7N BL8P, BL8N BL9P, BL9N BL10P, BL10N BL11P, BL11N | M18, M17 M16, M15 N18, N17 N16, N15 P18, P17 P16, P15 R18, R17 R16, R15 T18, T17 T15, T16 U18, U17 U16, U15 | Low port channel B output data BL0 is the LSB, BL11 is the MSB (in DEMUX 1:1, this channel is disabled) | O | |
| BFU2P, BFU2N | L16, L15 | Channel B control bit 2 | O | |
| BDRP, BDRN | L18, L17 | Channel B data ready | O | |
| SSOP, SSON | C1, C2 | Slow Synchronization Output clock | O | |
| SYNCOP, SYNCON | C18, C17 | Synchronization output signal | O | |
| SPI digital I/O (CMOS) | | | | |
| CSN | V14 | Chip Select signal (active low) Internal pull-up | I | |
| SCLK | U12 | SPI clock Internal pull-up | I | |
| MOSI | V13 | SPI Master Out Slave In Internal pull-up | I | |
| RSTN | U13 | SPI asynchronous reset (active low) Internal pull-up | I | |
| MISO | V12 | SPI Master In Slave Out | O | |
| DIGITAL INPUT (LVDS) | | | | |


| Pin label | Pin number | Description | I/O | Simplified electrical schematics |
|-----------------------------------|----------------|---|-----|----------------------------------|
| SYNCTRIGP SYNCTRIGN | A3, B3 | Differential input synchronization or trigger signal (LVDS) Active high signal | I | |
| Miscellaneous | | | | |
| scan | V6 | RESERVED PIN Must be pulled-down with 10kΩ | | |
| TESTA | U6 | RESERVED PIN Should be left unconnected | | |
| VCCFuseA, VCCFuseB VCCFuseC | V8 V7 U7 | RESERVED PIN Should be left unconnected | | |
| DiodeA, DiodeC | B16 A16 | Junction temperature monitoring diode anode and cathode | I | |

5 Theory of operation

5.1 Overview

Table 16: Functional description

| Name | Function | | |
|------------------------------|--|-------------------------|---|
| V _{CCA} | Analog power supply | | |
| V _{CCD} | Digital power supply | | |
| AGND | Analog ground | | |
| GNDD | Digital ground | | |
| V _{CCIOL/H1} | Output buffers power supplies | | |
| V _{CCIOL/H2} | | | |
| GNDIO | Ground for output buffers | | |
| AINP, AINN | Analog input for ADC core A | | |
| BINP, BINN | Analog input for ADC core B | | |
| CLKP, CLKN | Differential clock input | | |
| [AHOP:AH11P] [AHON:AH11N] | High port channel A output data (active in both DEMUX modes) | | |
| AFU1P, AFU1N | Channel A control bit 1 | | |
| [ALOP:AL11P] [ALON:AL11N] | Low port channel A output data (inactive in DEMUX 1:1 mode) | | |
| AFU2P, AFU2N | Channel A control bit 2 | | |
| ADRP, ADRN | Channel A data ready | | |
| [BHOP:BH11P] [BHON:BH11N] | High port channel B output data (active in both DEMUX modes) | | |
| BFU1, BFU1N | Channel B control bit 1 | | |
| [BLOP:BL11P] [BLON:BL11N] | Low port channel B output data (inactive in DEMUX 1:1 mode) | | |
| BFU2, BFU2N | Channel B control bit 2 | | |
| BDRP, BDRN | Channel B data ready | | |
| CSN | SPI chip select input (active low) | SYNCTRIGP, SYNCTRIGN | Differential input synchronization or trigger signal (LVDS) |
| RSTN | SPI asynchronous reset input (active low) | | |
| SCLK | SPI input clock | SYNCO, SYNCON | Synchronization output signal |
| MOSI | SPI Master Out Slave In | SSOP, SSON | Slow Synchronization Output clock |
| MISO | SPI Master In Slave Out | CMIRefA CMIRefB | Output voltage for input common mode reference of ADC A and B |
| DIODEA, DIODEC | Diode anode and cathode inputs for die junction temperature monitoring | TESTA | RESERVED PIN Should be left unconnected |
| SCAN | RESERVED PIN Must be pulled-down with 10kΩ | VCCfuse | RESERVED PIN Should be left unconnected |



5.2 Digital Reset and start up procedure

RSTN is an asynchronous active low global reset for the SPI and OTP (One Time Programmable registers). It is mandatory to put RSTN at low level during a minimum of 10 μ s at power-up of the device. It sets all SPI registers to their default values. The SPI interface can be used or not; if it is not used, the OTP value and default SPI configurations will be automatically loaded (see section [Using the SPI interface](#) and [Without using the SPI interface](#) for more information).

5.2.1 Using the SPI interface

Figure 11 presents the reset and synchronization to realize after power-up when the SPI interface is used (see section [Serial Peripheral Interface](#) for more information on the SPI interface).




Figure 11: Start-up sequence when using the SPI interface

1. It is mandatory to reset the device at power-up through RSTN. It is active low and the pulse must be at least 10 μ s. During the RSTN pulse, CSN must be held high and SCLK held low. The CLK must be provided before the RSTN pulse. The CLK can start before or after the power-up;
2. The fuses need 1ms to wake up;
3. The SPI instruction WRITE @0x7E 0x0001 must be sent to the ADC. The OTP are loaded into the SPI registers at this point. There must be at least 1ms between the RSTN pulse and this SPI instruction;
4. The ADC is configured through the SPI interface;
5. A pulse is applied onto the SYNCTRIG input to reset the internal clocks (SYNC signal in Figure 11). At this stage the bit 7 of register CHIP_CTRL must be at '0' (trigger mode disabled) – see section [SYNCTRIG input](#);
6. The ADC can be configured in trigger mode ENABLE and the SE_protect register can be activated – see section [Extra SEE protect](#) ;
7. Normal operation of the ADC.

5.2.2 Without using the SPI interface

The figure below presents the reset and synchronization to realize after power-up of the device when the SPI interface is not used. In this case, the configuration of the ADC cannot be changed and corresponds to the SPI default values (refer to [Register mapping and default configuration](#)). Due to the internal pull-up of the SPI inputs, this is the default mode when the SPI inputs are floating.




Figure 12: Start-up sequence when the SPI interface is not used

1. It is mandatory to reset the device at power-up through RSTN. It is active low and the pulse must be at least 10 μ s. During the RSTN pulse, CSN must be held high and SCLK held high. The CLK must be provided before the RSTN pulse. It can start either before or after the power-up;
2. The fuses need 1ms to wake up;
3. A pulse is applied onto the SYNCTRIG input to reset the internal clocks (SYNC signal in Figure 12) ;
4. Normal operation of the ADC.

Refer to section [Register mapping and default configuration](#) for more information on the ADC configuration when the SPI interface is not used.

5.3 Serial Peripheral Interface

5.3.1 SPI Characteristics

The SPI interface uses the 5 following input/output signals:

- RSTN: asynchronous reset active low;
- SCLK: SPI clock;
- CSN: Chip Select active low;
- MISO: Master In Slave Out;
- MOSI: Master Out Slave In.

And is a standard SPI with:

- 8 address bits from the MSB A[7] to A [0], with A[7] being the R/W bit;
- 16 data bits from the MSB D[15] to D[0]

The MOSI sequence should start (A[7] bit) with '0' for a read procedure and '1' for a write procedure.

The following diagrams (Figure 13 and 14) show a write and read procedure address and data sequencing. For more information on the timing between signals refer to Figure 7.




Figure 13: SPI write procedure




Figure 14: SPI read procedure

5.3.2 Register mapping and default configuration

Table 17: Register mapping

| Address | Register | Access | Bit | Default value | Description | Refer to section |
|---------|-----------|--------|---------|---------------|--|-----------------------|
| 0x01 | CHIP_ID | R | [15..0] | | Chip ID | |
| 0x02 | S_N | R | [15..0] | | Chip serial number | |
| 0x04 | CHIP_CTRL | W/R | [15..9] | 0x00 | Reserved | |
| | | | 8 | 0b0 | SSO and SYNCO swing adjust 1: full swing 0: reduced swing | 5.7 |
| | | | 7 | 0b0 | Trigger enable 1: enabled 0: disabled | 5.4.2 |
| | | | 6 | 0b0 | LVDS swing adjust 1: full swing 0: reduced swing | 5.4.3 |
| | | | 5 | 0b1 | Bandwidth selection 1: nominal 0: extended | 5.5.2 |
| | | | 4 | 0b1 | Reserved | |
| | | | 3 | 0b0 | Temperature calibration selection 1: Cold temperature 0: Hot temperature | 5.8 |
| | | | 2 | 0b0 | Reserved | |
| | | | 1 | 0b0 | Reserved | |
| 0x1E | A_CMIREF | W/R | [15..5] | 0x000 | Reserved | |
| | | | [4..0] | 0x10 | Input common mode trimming for channel A | 5.5.3 |

| Address | Register | Access | Bit | Default value | Description | Refer to section |
|---------|--------------|--------|----------|---------------|--|------------------------|
| 0x1F | A_RIN | W/R | [15..5] | 0x000 | Reserved | |
| | | | [4..0] | 0x10 | Input impedance trimming for channel A | 5.5.1 |
| 0x20 | A_SDA_CTRL | W/R | [15..13] | 0x0 | Reserved | |
| | | | 12 | 0b1 | SDA control for channel A 0: enabled 1: disabled | 5.12 |
| | | | [11..10] | 0b00 | Reserved | |
| | | | [9..0] | 0x000 | SDA value for channel A | 5.12 |
| 0x21 | A_GAIN_CAL | W/R | [15..10] | 0x00 | Reserved | |
| | | | [9..0] | 0x0200 | Interleaving gain calibration for channel A | 5.11.2 |
| 0x22 | A_PHASE_CAL | W/R | [15..8] | 0x00 | Reserved | |
| | | | [7..0] | 0x80 | Interleaving phase calibration for channel A | 5.11.2 |
| 0x23 | A_OFFSET_CAL | W/R | [15..9] | 0x00 | Reserved | |
| | | | [8..0] | 0x0100 | Interleaving offset calibration for channel A | 5.11.2 |
| 0x3D | B_CMIREF | W/R | [15..5] | 0x000 | Reserved | |
| | | | [4..0] | 0x10 | Input common mode trimming for channel B | 5.5.3 |
| 0x3E | B_RIN | W/R | [15..5] | 0x000 | Reserved | |
| | | | [4..0] | 0x10 | Input impedance trimming for channel B | 5.5.1 |
| 0x3F | B_SDA_CTRL | W/R | [15..13] | 0x00 | Reserved | |
| | | | 12 | 0b1 | SDA control for channel B 0: enabled 1: disabled | 5.12 |
| | | | [11..10] | 0b00 | Reserved | |
| | | | [9..0] | 0x000 | SDA value for channel B | 5.12 |
| 0x40 | B_GAIN_CAL | W/R | [15..10] | 0x00 | Reserved | |
| | | | [9..0] | 0x0200 | Interleaving gain calibration for channel B | 5.11.2 |
| 0x41 | B_PHASE_CAL | W/R | [15..8] | 0x00 | Reserved | |
| | | | [7..0] | 0x80 | Interleaving phase calibration for channel B | 5.11.2 |
| 0x42 | B_OFFSET_CAL | W/R | [15..9] | 0x00 | Reserved | |
| | | | [8..0] | 0x0100 | Interleaving offset calibration for channel B | 5.11.2 |
| 0x62 | STDBY | W/R | [15..6] | 0x000 | Reserved | |
| | | | 5 | 0b0 | Channel B analog standby 1: enabled 0: disabled | 5.13 |
| | | | 4 | 0b0 | Channel A analog standby 1: enabled 0: disabled | 5.13 |
| | | | [3..2] | 0b00 | Reserved | |
| | | | 1 | 0b0 | Channel B full standby 1: enabled 0: disabled | 5.13 |

| Address | Register | Access | Bit | Default value | Description | Refer to section |
|---------|------------------|--------|----------|---------------|---|------------------------|
| | | | 0 | 0b0 | Channel A full standby 1: enabled 0: disabled | 5.13 |
| 0x63 | LVDS_PRBS_CTRL | W/R | [15..2] | 0x0000 | Reserved | |
| | | | [1..0] | 0b00 | PRBS on LVDS output 00: data only 01: data xor PRBS 11: PRBS only | 5.4.4 |
| 0x64 | CTRL_BIT_CFG | W/R | [15..4] | 0x000 | Reserved | |
| | | | [3..2] | 0b00 | XFU2 selection: 00: In-range 01: parity bit 10: trigger | 5.4.2 |
| | | | [1..0] | 0b00 | XFU1 selection: 00: In-range 01: parity bit 10: trigger | 5.4.2 |
| 0x66 | TEST_MODE | W/R | [15..5] | 0x000 | Reserved | |
| | | | 4 | 0b0 | Ramp 1: enabled 0: disabled | 5.9.2 |
| | | | 3 | 0b0 | Flash 1: enabled 0: disabled | 5.9.3 |
| | | | [2..1] | 0b00 | Reserved | |
| | | | 0 | 0b0 | Test mode 1: enabled 0: disabled | 5.9.1 |
| 0x67 | FLASH_RST_LENGTH | W/R | [15..12] | 0x0 | Reserved | |
| | | | [11..6] | 0x10 | Number of clock cycle when data ready is driven low after a SYNC | 5.6 |
| | | | [5..0] | 0x18 | Flash pattern length | 5.9.3 |
| 0x68 | OUT_SEL | W/R | [15..1] | 0x0000 | Reserved | |
| | | | 0 | 0b0 | DEMUX selection 0: DEMUX 1:1 1: DEMUX 1:2 | 5.4.1 |
| 0x69 | A_CALC_CRC | R | [15..0] | | CRC value for channel A | 5.10.2 |
| 0x6A | B_CALC_CRC | R | [15..0] | | CRC value for channel B | 5.10.2 |
| 0x74 | SYNC_CTRL | W/R | [15..1] | 0x0000 | Reserved | |
| | | | 0 | 0b0 | Edge selection for SYNC recovery 1: Clock falling edge 0: Clock rising edge | 5.6 |

| Address | Register | Access | Bit | Default value | Description | Refer to section |
|---------|-------------------|--------|---------|---------------|--|------------------------|
| 0x76 | A_CAL_CRC2 | R | 16 | | CRC channel A hot temperature calibration | 5.10.2 |
| 0x77 | A_CAL_CRC1 | R | 16 | | CRC channel A cold temperature calibration set 1 | 5.10.2 |
| 0x78 | B_CAL_CRC2 | R | 16 | | CRC channel B hot temperature calibration set 2 | 5.10.2 |
| 0x79 | B_CAL_CRC1 | R | 16 | | CRC channel B cold temperature calibration set 1 | 5.10.2 |
| 0x7E | LOAD_CAL | W | [15..1] | 0x0000 | Reserved | |
| | | | 0 | | Load calibration when written 1 | 5.8 |
| 0x7F | EXTRA_SEE_PROTECT | W/R | [15..0] | 0x0000 | Reserved | |
| | | | 0 | 0 | SE protect 1: enabled 0: disabled | 5.10.1 |

5.4 Output selection

5.4.1 DEMUX 1:1 or 1:2

The output of the ADC is an LVDS with either a DMUX 1:1 or 1:2 configurable through the SPI register OUT_SEL at address 0x68:

| OUT_SEL | | | | | | | | | | | | | | | |
|---------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|----------|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| | | | | | | | | | | | | | | | DMUX_SEL |

Setting DMUX_SEL to “0” configures the output in DEMUX 1:1, which is the default configuration. Setting it to “1” configures the output in DEMUX 1:2.

When in DEMUX 1:1, the output low port for A and B channels should be grounded. Depending on the output mode of interest, the supplies should be configured as follows:

Table 18: Power supplies configuration

| | | Single rail | | Dual rail | |
|----------------|----------|-------------|----------|-----------|----------|
| | | DMUX 1:1 | DMUX 1:2 | DMUX 1:1 | DMUX 1:2 |
| Analog supply | VCCA | 3.4V | | 3.4V | |
| | AGND | GND | | GND | |
| Digital supply | VCCD | 3.4V | | 2.5V | |
| | DGND | GND | | GND | |
| I/O Supplies | VCCIOH1 | 3.4V | | 2.5V | |
| | VCCIOH2 | 3.4V | | 3.4V | |
| | VCCIO L1 | GND | 3.4V | GND | 2.5V |
| | VCCIO L2 | GND | 3.4V | GND | 3.4V |
| | GNDIO | GND | | GND | |

Note: In dual-rail configuration, the power consumption is reduced

5.4.2 Control bit XFU1 and XFU2

Three different control bits can be output on XFU1 and XFU2: in-range, parity or trigger. In DEMUX 1:1, XFU1 and XFU2 relate both to the high port output. In DEMUX 1:2, XFU1 relates to the sample output on the high port and XFU2 on the low port. The configuration of the control bits is done through the register CTRL_BIT_CFG selection at address 0x64:

| CTRL_BIT_CFG | | | | | | | | | | | | | | | |
|--------------|-------|-------|-------|-------|-------|------|------|------|------|------|------|----------|------|----------|------|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| | | | | | | | | | | | | XFU2_SEL | | XFU1_SEL | |

XFU1 and XFU2 control bits are set for both channels. All control bits are output at the same time as the sample they control.

5.4.2.1 IN-RANGE

The in-range control bit output '1' when the ADC input is not saturated and '0' when it is. To set XFUn as the in-range, XFUn_SEL must be set to "00".

5.4.2.2 PARITY BIT

The parity bit is a XOR between the 12 bits of the sample. To set XFUn as the parity, XFUn_SEL must be set to "01".

5.4.2.3 TRIGGER

The trigger bit is a copy of the SYNCTRIG input with the same pipeline delay as the sampled data (refer to timing diagram in Figure 15 below) To set XFUn as the trigger, XFUn_SEL must be set to "10" and TREN in register CHIP_CTRL at 0x04 set to '1'.

| CHIP_CTRL | | | | | | | | | | | | | | | |
|-----------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|------|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| | | | | | | | | TREN | | | | | | | |

Note: When TREN is set to '1', the SYNCTRIG input is used as a trigger input, when at '0' it is used as a SYNC input. See section [SYNCTRIG input](#) for more information




Figure 15: Trigger mode timing diagram

5.4.3 Swing adjust

By default the swing of the data output is reduced to optimize power consumption. When working with long traces length and/or limiting FPGA/ASIC, a full swing option is available through SPI to increase the output swing.

It is configured through register CHIP_CTRL at 0x04:

| CHIP_CTRL | | | | | | | | | | | | | | | |
|-----------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|------|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| | | | | | | | | | LSSA | | | | | | |

When LSSA is at '0', the output swing of LVDS data and data ready are reduced which is the default configuration as well. When set to '1' LVDS output data and data ready are in full swing configuration.

5.4.4 PRBS on data output

A PRBS (Pseudo Random Bit Sequence) can be generated for the LVDS output. It can either be disabled, scrambling the data or output alone. The implemented PRBS sequence is based on the sequence $X7 + X6 + 1$. The same sequence is output on all bits of the LVDS ports (12 bits of data and the XFU1 and XFU2 bits).

It is configured through the LVDS_PRBS_CTRL register at address 0x63

| LVDS_PRBS_CTRL | | | | | | | | | | | | | | | |
|----------------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|-----------|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| | | | | | | | | | | | | | | | PRBS_ctrl |

PRBS_ctrl = "00" by default and the PRBS is disabled; the output data corresponds to the ADC samples plus control bit. Setting PRBS_ctrl to "01" configures the LVDS output in scrambling mode. In that case, the output corresponds to the ADC samples plus control bit XOR the PRBS value. The PRBS value is the same on all output.

Setting PRBS_ctrl to "11" configures the LVDS output so that the PRBS alone is output. The PRBS value is the same on all output.

5.5 Input configuration

5.5.1 Input impedance trimming

Impedance matching is important to maximize power transmission and avoid reflexion. The DC impedance of each channel can be trimmed digitally and individually to 100Ω through register X_RIN at address 0x1F for channel A and 0x3E for channel B:

| X_RIN | | | | | | | | | | | | | | | |
|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|----------|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| | | | | | | | | | | | | | | | RIN_TRIM |

The default value is 0x10. Trimming the input impedance allows to achieve a 100Ω +/-2.4Ω precision.

5.5.2 Input bandwidth selection

The ADC has a tunable bandwidth selectable through SPI with register CHIP_CTRL at 0x04:

| CHIP_CTRL | | | | | | | | | | | | | | | |
|-----------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|------|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| | | | | | | | | | | BW | | | | | |

When selecting nominal bandwidth (default configuration BW = '1'), the noise performance will be improved as the noise is cut earlier. On the other hand, when working with high input frequency, it is optimal to use the extended bandwidth mode (BW = '0') to avoid losing input power due to the bandwidth.

5.5.3 Input common mode trimming

The ADC can work with DC coupling analog inputs. Its input common mode (CMIREF) for each channel can be trimmed individually. It can also be used to optimize linearity performance. It is controlled through the register X_CMIREF at address 0x1E for channel A and 0x3D for channel B:

| X_CMIREF | | | | | | | | | | | | | | | |
|----------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|-----------|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| | | | | | | | | | | | | | | | CMIN_TRIM |

The default value is 0x10. Each increment of the value adds 11mV; each decrement reduces the common mode by 11mV. The 32 possible steps thus allow 340mV range.

5.6 SYNCTRIG input

The SYNCTRIG input is an LVDS signal. The SYNCTRIG input can be used in 2 different modes controlled through bit7 of SPI register CHIP_CTRL at address 0x04:

| CHIP_CTRL | | | | | | | | | | | | | | | |
|-----------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|------|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| | | | | | | | | TREN | | | | | | | |

The default mode when TREN = '0' is the SYNC mode. When enabled to '1', the SYNCTRIG input is used in trigger mode (see section [Control bit XFU1 and XFU2](#) for more information).

The SYNC signal is mandatory in order to have deterministic timing for the 2 cores synchronization and for multiple ADCs time alignment. Thus it is necessary to send a SYNC pulse after power-up so that the ADC timing circuitry starts in a deterministic way. This pulse resets the different dividers on the clock path and ensures that all the timing circuitry restarts deterministically. It also resets the test modes to their initial value.

The SYNC signal should be synchronous to the external clock, is active high and should be compliant with the timing specified in Table 10. One setting for the SYNCTRIG input can be configured through SYNC_CTRL register at address 0x74:

| SYNC_CTRL | | | | | | | | | | | | | | | |
|-----------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|------|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| | | | | | | | | | | | | | | | ESEL |

The ESEL bit is used to configure which edges of the input clock recovers the SYNCTRIG input. By default, the SYNCTRIG input is recovered on rising edges of the clock (ESEL = '0'); when ESEL = '1', the SYNCTRIG input is recovered on falling edges of the input clock. In any case, the reset of the timing circuitry of the ADC is done on rising edges of the input clock. This feature is useful to avoid the meta-stability zone of the SYNCTRIG input specified in Table 10.

When a SYNCTRIG input pulse is sent in SYNC mode, the timing circuitry is reset; thus the data ready output will stop. The time before it restarts can be configured through the FLASH_RST_LENGTH register at address 0x67.

| FLASH_RST_LENGTH | | | | | | | | | | | | | | | | | |
|------------------|-------|-------|-------|--------------|-------|------|------|------|------|------|------|------|------|------|------|--|--|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | | |
| | | | | reset_length | | | | | | | | | | | | | |

By default, reset_length is at 16. Refer to timing diagram in Figure 5 to see an example with reset_length = 4. For a deterministic timing, reset_length value must be within 2 (0b000010) and 64 (0b111111)

5.7 SYNCO output and Slow Synchronization Output (SSO)

SYNCO output is a copy of the SYNCTRIG input resampled onto the CLK signal. It can be used to synchronize multiple devices with a chained SYNCO to SYNCTRIG interface.

The SSO output signal is a clock signal that is a division by 16 of the master clock input. It is never stopped, reset nor interrupted as long as the master clock is provided to the ADC. It can be used as a slow reference clock to synchronize the sampling of multiple devices or provide a synchronous clock source to other elements in the system.

Both SYNCO and SSO are LVDS output signals; their swing can be configured through the bit 8 of register CHIP_CTRL at address 0x04

| CHIP_CTRL | | | | | | | | | | | | | | | |
|-----------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|------|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| | | | | | | | SOSA | | | | | | | | |

When SOSA is at '0', the LVDS output swing of SSO and SYNCO are reduced which is the default configuration. When set to '1' SSO and SYNCO are in full swing configuration.

5.8 Temperature calibration set selection

A factory calibration is performed on every part during industrial test. During this process, two sets of factory calibration (over temperature) are saved in on-chip One Time Programmable registers (OTP). To optimize performance of the device, hot temperature calibration should be chosen when working with diode temperature over 65°C and cold temperature should be chosen when working with diode temperature below 65°C.

To choose which factory temperature calibration set to load, bit 3 of register CHIP_CTRL at address 0x04 should be considered:

| CHIP_CTRL | | | | | | | | | | | | | | | |
|-----------|-------|-------|-------|-------|-------|------|------|------|------|------|------|-------|------|------|------|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| | | | | | | | | | | | | CAL_S | | | |

By default, hot temperature calibration is selected (CAL_S = '0'). To change to cold temperature calibration, CAL_S should be written to '1'. Whenever this bit is modified, the calibration should be loaded into the SPI register through writing '1' in bit 0 of register LOAD_CAL at address 0x7E:

| LOAD_CAL | | | | | | | | | | | | | | | |
|----------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|-------|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| | | | | | | | | | | | | | | | L_CAL |

5.9 Test mode

5.9.1 Enabling test mode

Two test modes on the ADC output are offered to help validate the interface with the ADC: flash and ramp patterns. The test modes are enabled through the TEST_MODE register at address 0x66:

| TEST_MODE | | | | | | | | | | | | | | | |
|-----------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|------|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| | | | | | | | | | | | | RPEN | FLEN | | TMEN |

To enable any test mode, it is necessary to put TMEN at '1' (test mode is disabled by default). Then to activate ramp pattern mode, RPEN must be set to '1' and to activate a flash pattern output, FLEN must be set to '1'. If both RPEN and FLEN are set to '1', the output is in normal operation and none of the test modes is output. Refer to the 2 following sections for more information on the test modes.

5.9.2 Ramp test mode

In ramp test mode, the data output on the LVDS is a 12 bit ramp on both channels XH (and XL in DEMUX 1:2). The same value is output on both ports in DEMUX 1:2. The 2 control bits XFU1 and XFU2 are toggling. See the timing diagram below for more information (X represents channel A or B).




Figure 16: Ramp test mode timing diagram

The ramp value is reset to 0x000 when a pulse is sent on the SYNCTRIG input in SYNC mode (See section [SYNCTRIG input](#) for more information).

5.9.3 Flash test mode

The flash mode is useful to align the interface between FPGA and ADC. The flashing pattern consists of one data at 0xFF followed by [flash_length-1] data at 0x000. The control bit XFU1 and XFU2 follows the same sequence. The flash_length value can be configured through the FLASH_RST_LENGTH register at address 0x67. Its default value is 24.

| FLASH_RST_LENGTH | | | | | | | | | | | | | | | |
|------------------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|--------------|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| | | | | | | | | | | | | | | | Flash_length |

See below the timing diagram for the LVDS output when in flashing mode. It is the same for both channels and all ports used (X represents channel A or B).




Figure 17: Flashing test mode timing diagram

5.10 Single event protection

5.10.1 Extra SEE protect

All sensitive areas of the device have been protected to increase robustness. This includes but is not limited to clock circuitry and SPI registers. To improve even more the robustness, an extra protection mode has been implemented. It can be activated through the following register EXTRA_SEE_PROTECT at address 0x7F:

| EXTRA_SEE_PROTECT | | | | | | | | | | | | | | | |
|-------------------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|------|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| | | | | | | | | | | | | | | | SEP |

Enabling register SEP by writing '1' disables the SYNCTRIG input when in SYNC mode and thus prevents unwanted timing reset of the ADC (See section [SYNCTRIG input](#) for more information). It prevents as well any modification on the SPI registers. The SPI clock (SCLK) can be provided from time to time to refresh the SPI (and flush out any SE that would have impacted one branch of the TMR). When it is necessary to modify the configuration of the device or synchronize the ADC, this register needs to be set back to '0'.

Use of this register is not mandatory, but improves the robustness of the device against radiation effects.

5.10.2 CRC checking

An option to verify that the calibration has been successfully loaded is available through SPI registers. The CRC reference value is stored in the OTP (One Time Programmable registers) during industrial testing of the part respectively for each channel and each calibration set at the following addresses:

- 0x76 for channel A and hot temperature calibration;
- 0x77 for channel A and cold temperature calibration;
- 0x78 for channel B and hot temperature calibration;
- 0x79 for channel B and cold temperature calibration;

When the calibration is loaded into the SPI, the CRC of the loaded set is automatically calculated for each channel and can be read in registers 0x69 for channel A and 0x6A for channel B. If the calculated CRC value and the reference value (corresponding to the loaded calibration) are equal, the load has been successful; if not, the desired calibration set should be reloaded. Refer to section [Temperature calibration set selection](#) for more information.

5.11 Interleaving the cores

5.11.1 Interleaving or aligning the sampling clocks

The sampling clocks of channel A and B can be interleaved (default configuration) or aligned. This is controlled through bit 0 of register CHIP_CTRL at address 0x04.

| CHIP_CTRL | | | | | | | | | | | | | | | |
|-----------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|--------|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| | | | | | | | | | | | | | | | CLKINT |

When CLKINT = '0', the sampling clocks of channel A and B are in phase; when CLKINT = '1' (default configuration), the sampling clocks of channel A and B are in phase opposition to allow interleaving.

5.11.2 Interleaving calibration

To improve interleaving performance, the offset, gain and phase of each core can be corrected thanks to embedded DACs. These settings are available through SPI commands and are application dependent.

The offset calibration is available in register X_OFFSET_CAL at address 0x23 for channel A and 0x42 for channel B.

| X_OFFSET_CAL | | | | | | | | | | | | | | | | | |
|--------------|-------|-------|-------|-------|-------|------|--------------------|------|------|------|------|------|------|------|------|--|--|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | | |
| | | | | | | | Offset_calibration | | | | | | | | | | |

These offset calibration registers offer a tuning range of +/- 27.4LSB by step of 0.11LSB. The default value is 0x100; the minimum value 0x000 corresponds to +27.4LSB correction; and the maximum value 0x1FF corresponds to -27.4LSB correction.

The gain calibration is available in register X_GAIN_CAL at address 0x21 for channel A and 0x40 for channel B.

| X_GAIN_CAL | | | | | | | | | | | | | | | | | |
|------------|-------|-------|-------|-------|-------|------|------------------|------|------|------|------|------|------|------|------|--|--|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 | | |
| | | | | | | | Gain_calibration | | | | | | | | | | |

These gain calibration registers offer a tuning range of +260/-226LSB by step of 0.47 LSB. The default value is 0x200.

The phase calibration is available in register X_PHASE_CAL at address 0x22 for channel A and 0x41 for channel B.

| X_PHASE_CAL | | | | | | | | | | | | | | | |
|-------------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|-------------------|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| | | | | | | | | | | | | | | | Phase_calibration |

These phase calibration registers offer a tuning range of +/- 0.9ps by step of 7fs. The default value is 0x80; the minimum value 0x00 corresponds to -900fs correction; and the maximum value 0xFF corresponds to +900fs correction. For wider range of phase correction, SDA could be used (refer to section [Sampling Delay Adjust \(SDA\)](#)).

5.12 Sampling Delay Adjust (SDA)

The effective sampling instant of each ADC cores is adjustable independently thanks to built in fine clock shifters. They provide 1023 steps of 10fs delay to achieve a total tuning range of 10ps. The delay is configured through the SPI register X_SDA_CTRL at address 0x20 for channel A and 0x3F for channel B.

| X_SDA_CTRL | | | | | | | | | | | | | | | |
|------------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|-----------|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| | | | DIS | | | | | | | | | | | | SDA_value |

To enable the SDA, the bit 12 should be set to '0', and the value of delay added on the sampling time will be SDA_value x 10 fs. The SDA is disabled by default (DIS = '1'). It should be noted that enabling the SDA has an impact on the jitter performance of the ADC.

Enabling the SDA automatically adds 30ps delay on the sampling clock path, hence the absolute range accessed through the use of the SDA is 30-40ps delay. Moreover, the SDA must be either enabled on both channels or disabled on both channels for the ADC to work. The SDA_value can be different between channels.

5.13 Stand-by modes

The stand-by modes are controlled through the STDBY register at address 0x62:

| STDBY | | | | | | | | | | | | | | | |
|-------|-------|-------|-------|-------|-------|------|------|------|------|------|------|------|------|------|------|
| Bit15 | Bit14 | Bit13 | Bit12 | Bit11 | Bit10 | Bit9 | Bit8 | Bit7 | Bit6 | Bit5 | Bit4 | Bit3 | Bit2 | Bit1 | Bit0 |
| | | | | | | | | | | SAB | SAA | | | SFB | SFA |

Both channels can be put in full stand-by independently. Writing '1' in the register SFA (respectively SFB) will put the channel A (respectively B) in stand-by.

A standby of the analogic part of the ADC can also be done through writing '1' in the register SAA (respectively SAB) on channel A (respectively B). Its advantage is that it reduces the power consumption while keeping the output interface running.

5.14 Die temperature monitoring diode

Two pins are provided so that the temperature diode can be probed using standard temperature sensors. Diode C must be connected to GND.




Figure 18: Temperature diode

To characterize the temperature diode a maximum current of 1 mA is applied on the DIODEA pin. The voltage across the DIODEA pin and the GND pin gives the junction temperature using the intrinsic diode characteristics below.





Figure 19: Diode temperature

6 Characterization results

Figure 20: Bandwidth up to 5.5GHz



The bandwidth is measured with a constant input level calibrated at DC to obtain -1dBFS.

Figure 21: Crosstalk between channels




Figure 22: SFDR, THD, ENOB, SINAD and SNR performance at versus input frequency at 1.5GSps







Figure 23: FFT at 1.5GSps and $F_{in} = 1480\text{MHz} / -3\text{dBFS}$ **$F_{in} = 1480\text{MHz} / -3\text{dBFS}$** Figure 24: FFT at 1.5GSps and $F_{in} = 2980\text{MHz} / -8\text{dBFS}$ **$F_{in} = 2980\text{MHz} / -8\text{dBFS}$** Figure 25: FFT at 1.5GSps and $F_{in} = 3730\text{MHz} / -8\text{dBFS}$ **$F_{in} = 3730\text{MHz} / -8\text{dBFS}$** 

Figure 26: ENOB performance versus power supplies (3.4V) and temperature





Figure 27: INL with Fin = 1899MHz, -3dBFS at 1.5GSps

INL @ 1.5GSps, Fin = 1899MHz / -3dBFS



7 Application information

7.1 Power supplies recommendation and decoupling

The ADC can work with a single rail. It is recommended to use ferrite and decoupling capacitance to avoid power supply pollution.

For VCCIOXn (X = H or L; n = 1 or 2), each supply should have 6x10nF decoupling capacitor. This means that in DEMUX 1:1, there are a total of 12x10nF decoupling capacitor on the VCCIO supplies and 24x10nF decoupling capacitor in DEMUX 1:2.




Figure 28: Decoupling with separate supplies




Figure 29: Decoupling with single supply at 3.4V




Figure 30: Decoupling with dual supplies at 3.4V and 2.5V

Supplies settling time should be faster than 10ms. No specific power sequencing is required.

7.2 Analog inputs

The analog inputs AIN_p , AIN_N and BIN_p , BIN_N can be DC coupled or AC coupled. The phase and amplitude imbalance on the inputs (XIN_p compared to XIN_N) have an impact on the linearity performance of the device. The input driver should be chosen to minimize these effects and the trace length should be matched between XIN_p and XIN_N .

8 Ordering information

Table 19: Prototypes

| Part Number | Package | Temperature Range | Screening Level | Comments |
|-----------------|-------------------|-------------------|-----------------|----------|
| EVP12AD550LG-V1 | LGA | Ambient | Prototype | |
| EVP12AD550GC-V1 | CCGA, Sn15Pb85 | Ambient | Prototype | |
| EVX12AD550ALG | LGA | Ambient | Prototype | |
| EVX12AD550AG | BGA, Sn10Pb90 | Ambient | Prototype | |
| EVX12AD550AGC | CCGA | Ambient | Prototype | |

Table 20: Engineering models (EM)

| Part Number | Package | Temperature Range | Screening Level | Comments |
|-------------------|-------------------|---------------------|-----------------|-----------------------|
| P/N to be defined | LGA | Tc -55°C, Tj +125°C | Standard | Pending qualification |
| P/N to be defined | BGA, Sn10Pb90 | Tc -55°C, Tj +125°C | Standard | Pending qualification |
| P/N to be defined | CCGA, Sn15Pb85 | Tc -55°C, Tj +125°C | Standard | Pending qualification |

Table 21: Engineering and qualification models (EQM):

| Part Number | Package | Temperature Range | Screening Level | Comments |
|-------------------|-------------------|---------------------|----------------------------|-----------------------|
| P/N to be defined | LGA | Tc -55°C, Tj +125°C | Standard + 168h burn-in | Pending qualification |
| P/N to be defined | CCGA, Sn15Pb85 | Tc -55°C, Tj +125°C | Standard + 168h burn-in | Pending qualification |

Table 22: Flight models (FM):

| Part Number | Package | Temperature Range | Screening Level | Comments |
|-------------------|-------------------|---------------------|------------------------------|-----------------------|
| P/N to be defined | LGA | Tc -55°C, Tj +125°C | ESCC9000, QML-V compliant | Pending qualification |
| P/N to be defined | CCGA, Sn15Pb85 | Tc -55°C, Tj +125°C | ESCC9000, QML-V compliant | Pending qualification |

9 Revision history

| Issue | Date | Comments |
|-------|---------------|---|
| A | February 2016 | Issued from preliminary datasheet 1156C |
| B | August 2016 | Correction of typo Harmonization of SPI register naming General update of performance and functionalities |

Table of content

| | |
|---|----|
| OVERVIEW..... | 1 |
| APPLICATIONS..... | 1 |
| FEATURES..... | 1 |
| PERFORMANCE @ 1.5GSps | 1 |
| 1 Bloc Diagrams | 2 |
| 1.1 DEMUX 1:1 | 2 |
| 1.2 DEMUX 1:2 | 2 |
| 2 Description..... | 3 |
| 3 Specifications | 4 |
| 3.1 Absolute maximum ratings | 4 |
| 3.2 Recommended conditions of use | 5 |
| 3.3 Explanation of test levels | 5 |
| 3.4 Electrical characteristics for supplies, inputs and outputs | 6 |
| 3.5 Converter characteristics | 9 |
| 3.6 Transient and switching characteristics | 12 |
| 3.7 Digital output coding | 15 |
| 3.8 Definition of terms | 15 |
| 4 Package description | 16 |
| 4.1 Package Drawings..... | 17 |
| 4.2 Thermal characteristics..... | 18 |
| 4.3 Pinout top view..... | 19 |
| 4.4 Pinout table | 20 |
| 5 Theory of operation | 24 |
| 5.1 Overview | 24 |
| 5.2 Digital Reset and start up procedure | 25 |
| 5.2.1 Using the SPI interface | 25 |
| 5.2.2 Without using the SPI interface | 26 |
| 5.3 Serial Peripheral Interface | 26 |
| 5.3.1 SPI Characteristics | 26 |
| 5.3.2 Register mapping and default configuration | 27 |
| 5.4 Output selection | 30 |
| 5.4.1 DEMUX 1:1 or 1:2 | 30 |
| 5.4.2 Control bit XFU1 and XFU2 | 31 |
| 5.4.3 Swing adjust..... | 31 |
| 5.4.4 PRBS on data output..... | 32 |
| 5.5 Input configuration | 32 |
| 5.5.1 Input impedance trimming..... | 32 |
| 5.5.2 Input bandwidth selection..... | 32 |
| 5.5.3 Input common mode trimming..... | 32 |
| 5.6 SYNCTRIG input..... | 33 |
| 5.7 SYNCO output and Slow Synchronization Output (SSO) | 33 |

| | | |
|--------|--|----|
| 5.8 | Temperature calibration set selection | 33 |
| 5.9 | Test mode | 34 |
| 5.9.1 | Enabling test mode | 34 |
| 5.9.2 | Ramp test mode | 34 |
| 5.9.3 | Flash test mode | 34 |
| 5.10 | Single event protection | 35 |
| 5.10.1 | Extra SEE protect | 35 |
| 5.10.2 | CRC checking | 35 |
| 5.11 | Interleaving the cores | 36 |
| 5.11.1 | Interleaving or aligning the sampling clocks | 36 |
| 5.11.2 | Interleaving calibration | 36 |
| 5.12 | Sampling Delay Adjust (SDA) | 36 |
| 5.13 | Stand-by modes | 37 |
| 5.14 | Die temperature monitoring diode | 37 |
| 6 | Characterization results | 38 |
| 7 | Application information | 42 |
| 7.1 | Power supplies recommendation and decoupling | 42 |
| 7.2 | Analog inputs | 43 |
| 8 | Ordering information | 44 |
| 9 | Revision history | 45 |