

HCMOS 32-bit Virtual Memory Microprocessor

Datasheet

Features

- Object Code Compatible with Earlier TS68000 Microprocessors
- Addressing Mode Extensions for Enhanced Support of High Level Languages
- New Bit Field Data Type Accelerates Bit-oriented Application, i.e. Video Graphics
- Fast on-chip Instruction Cache Speed Instructions and Improves Bus Bandwidth
- Co-processor Interface to Companion 32-bit Peripherals: TS68881 and TS68882 Floating Point Co-processors
- Pipelined Architecture with High Degree of Internal Parallelism Allowing Multiple Instructions to be Executed Concurrently
- High Performance Asynchronous Bus in Non-multiplexed and Full 32 Bits
- Dynamic Bus Sizing Efficiently Supports 8-, 16-, 32-bit Memories and Peripherals
- Full Support of Virtual Memory and Virtual Machine
- Sixteen 32-bit General-purpose Data and Address Registers
- Two 32-bit Supervisor Stack Pointers and 5 Special Purpose Control Registers
- 18 Addressing Modes and 7 Data Types
- 4-Gbyte Direct Addressing Range
- Processor Speed: 16.67 MHz 20 MHz 25 MHz 33.33 MHz
- Power Supply: 5.0 V_{DC} ± 10%

Description

The TS68020 is the first full 32-bit implementation of the TS68000 family of microprocessors. Using HCMOS technology, the TS68020 is implemented with 32-bit registers and data paths, 32-bit addresses, a rich instruction set, and versatile addressing modes.


Screening/Quality

This product is manufactured in full compliance with either:

- MIL-STD-883 (class B)
- DESC 5962 860320
- · or according to e2v standards

See "Ordering Information" on page 45.

Pin connection: see page 4.



1. Introduction

The TS68020 is a high-performance 32-bit microprocessor. It is the first microprocessor to have evolved from a 16-bit machine to a full 32-bit machine that provides 32-bit address and data buses as well as 32-bit internal structures. Many techniques were utilized to improve performance and at the same time maintain compatibility with other processors of the TS68000 Family. Among the improvements are new addressing modes which better support high-level language structures, an expanded instruction set which provides 32-bit operations for the limited cases not supported by the TS68000 and several new instructions which support new data types. For special-purpose applications when a general-purpose processor alone is not adequate, a co-processor interface is provided.

The TS68020 is a high-performance microprocessor implemented in HCMOS, low power, small geometry process. This process allows CMOS and HMOS (high density NMOS) gates to be combined on the same device. CMOS structures are used where speed and low power is required, and HMOS structures are used where minimum silicon area is desired. This technology enables the TS68020 to be very fast while consuming less power (less than 1.5 watts) and still have a reasonably small die size. It utilizes about 190.000 transistors, 103.000 of which are actually implemented. The package is a pin-grid array (PGA) with 114 pins, arranged 13 pins on a side with a depopulated center and 132 pins ceramic quad flat pack (CQFP and CERQUAD).

Figure 1-1 is a block diagram of the TS68020. The processor can be divided into two main sections: the bus controller and the micromachine. This division reflects the autonomy with which the sections operate.

MICRO MACHINE SEQUENCER MICROROM INSTRUCTION DECODE NANOROM INSTRUCTION PIPE CONTROL SECTION **EXECUTION UNIT** INSTRUCTION DATA INSTRUCTION **OPERAND** TAG **ADDRESS** SECTION CACHE CACHE **ADDRESS** SECTION SECTION BUS DATA **ADDRESS** CONTROLLER **PADS PADS** BUS CONTROLLER

Figure 1-1. TS68020 Block Diagram

The bus controller consists of the address and data pads and multiplexers required to support dynamic bus sizing, a macro bus controller which schedules the bus cycles on the basis of priority with two state machines (one to control the bus cycles for operated accesses and the other to control the bus cycles for instruction accesses), and the instruction cache with its associated control.

The micromachine consists of an execution unit, nanorom and microrom storage, an instruction decoder, an instruction pipe, and associated control sections. The execution unit consists of an address section, an operand address section, and a data section. Microcode control is provided by a modified two-level store of microrom and nanorom. Programmed logical arrays (PLAs) are used to provide instruction decode and sequencing information. The instruction pipe and other individual control sections provide the secondary decode of instructions and generated the actual control signals that result in the decoding and interpretation of nanorom and microrom information.

Figure 1-2. PGA Terminal Designation - R Suffix





Figure 1-3. CQFP Terminal Designation - F Suffix






Figure 1-4. CERQUAD Terminal Designation - A Suffix

*NC = Do not connect to this pin.




Figure 1-5. Functional Signal Groups

2. Signal Description

Figure 1-5 illustrates the functional signal groups and Table 2-1 lists the signals and their function.

The V_{CC} and GND pins are separated into four groups to provide individual power supply connections for the address bus buffers, data bus buffers, and all other output buffers and internal logic.

Group	V _{cc}	GND
Address Bus	A9, D3	A10, B9,C3, F12
Data Bus	M8, N8, N13	L7, L11, N7, K3
Logic	D1, D2, E3, G11, G13	G12, H13, J3, K1
Clock	_	B1

Table 2-1.Signal Index

Do-Data Bus Do-Data Do-Data Bus Do-Data Do-D	Signal Name	Mnemonic	Function
Size Sizo/SiZ1 Sizo/Sizo/Sizo/Sizo/Sizo/Sizo/Sizo/Sizo/	Address Bus	A0-A31	32-bit Address Bus Used to address any of 4, 294, 967, 296 bytes.
Indicates the Number of Bytes Remaining to be Transferred for this Cycle. These Signals, Together with A0 And A1, Define the Active Sections of the Data Bus. Provides an Indicator that the Current Bus Cycle is Part of an Indivisible read-modify-write Operation. External Cycle Start Depart Cycle Start Start Valid Data Bus Dy an External Device The Bus Dynamically Disables the Cycle Start S	Data Bus	D0-D31	32-bit Data Bus Used to Transfer 8, 16, 24 or 32 bits of Data Per Bus Cycle.
These Signals, Together with A0 And A1, Define the Active Sections of the Data Bus. Read-Modify-Write Cycle RMC Provides an Indicator that the Current Bus Cycle is Part of an Indivisibleread-modify-write Operation. Provides an Indication that a Bus Cycle is Beginning. Departed Cycle Start Departed Cycle Start Departed Cycle Start Address Strobe AS Identical Operation to that of ECS Except that OCS is Asserted Only During the First Bus Cycle of an Operand Transfer. Address Strobe DS Indicates that a Valid Address is on The Bus. Indicates that Valid Data is to be Placed on the Data Bus by an External Device or has been Laced on the Data Bus by the TS68020. Provides an Enable Signal for External Data Bus by the TS68020. DBEN Provides an Enable Signal for External Data Buffers. Bus Response Signals that Indicate the Requested Data Transfer Operation is Completed. In Addition, these Two Lines Indicate the Size of the External Bus Port on a Cycle-by-cycle Basis. DSACKO/DSACK1 Dynamically Disables the On-chip Cache to Assist Emulator Support. Interrupt Priority Level IPLO-IPL2 Provides an Encoded Interrupt Level to the Processor. Requests an Autovector During an Interrupt Acknowledge Cycle. Interrupt Pending IPEND Indicates that an External Device Requires Bus Mastership. Bus Grant BG Indicates that an External Device may Assume Bus Mastership. Bus Grant Acknowledge BGACK Indicates that an External Device has Assumed Bus Mastership. Indicates that an External Device has Assumed Bus Mastership. Indicates that the Processor Should Suspend Bus Activity. Bus Error BERR Indicates that the Processor. HALT Indicates an Invalid or Illegal Bus Operation is Being Attempted. Clock CLK Clock Input to the Processor.	Function Codes	FC0-FC2	3-bit Function Case Used to Identify the Address Space of Each Bus Cycle.
Minute M	Size	SIZ0/SIZ1	These Signals, Together with A0 And A1, Define the Active Sections of the
Identical Operation to that of ECS Except that OCS is Asserted Only During the First Bus Cycle of an Operand Transfer. Address Strobe	Read-Modify-Write Cycle	RMC	Provides an Indicator that the Current Bus Cycle is Part of an Indivisible read-modify-write Operation.
the First Bus Cycle of an Operand Transfer. Address Strobe AS Indicates that a Valid Address is on The Bus. Data Strobe Dis Indicates that Valid Data is to be Placed on the Data Bus by an External Device or has been Laced on the Data Bus by the TS68020. Read/Write R/W Defines the Bus Transfer as an MPU Read or Write. Data Buffer Enable Data Buffer Enable Data Transfer and Size Acknowledge DSACKO/DSACKTI DSACKO/DSACKTI Bus Response Signals that Indicate the Requested Data Transfer Operation is Completed. In Addition, these Two Lines Indicate the Size of the External Bus Port on a Cycle-by-cycle Basis. Cache Disable CDIS Dynamically Disables the On-chip Cache to Assist Emulator Support. Interrupt Priority Level IPLO-IPL2 Provides an Encoded Interrupt Level to the Processor. Autovector AVEC Requests an Autovector During an Interrupt Acknowledge Cycle. Interrupt Pending Bus Request BR Indicates that an External Device Requires Bus Mastership. Bus Grant BG Indicates that an External Device has Assume Bus Mastership. Bus Grant Acknowledge BGACK Indicates that an External Device has Assumed Bus Mastership. Reset RESET System Reset. Halt HALT Indicates an Invalid or Illegal Bus Operation is Being Attempted. Clock CLK Clock Input to the Processor.	External Cycle Start	ECS	Provides an Indication that a Bus Cycle is Beginning.
Data Strobe DS	Operand Cycle Start	OCS	
Device or has been Laced on the Data Bus by the TS68020. Read/Write R/W Defines the Bus Transfer as an MPU Read or Write. Data Buffer Enable DBEN Provides an Enable Signal for External Data Buffers. Data Transfer and Size Acknowledge DSACKO/DSACK1 DSACKO/DSACK1 Bus Response Signals that Indicate the Requested Data Transfer Operation is Completed. In Addition, these Two Lines Indicate the Size of the External Bus Port on a Cycle-by-cycle Basis. Cache Disable CDIS Dynamically Disables the On-chip Cache to Assist Emulator Support. Interrupt Priority Level IPLO-IPL2 Provides an Encoded Interrupt Level to the Processor. Autovector AVEC Requests an Autovector During an Interrupt Acknowledge Cycle. Interrupt Pending IPEND Indicates that an Interrupt is Pending. Bus Request BR Indicates that an External Device Requires Bus Mastership. Bus Grant BG Indicates that an External Device may Assume Bus Mastership. Bus Grant Acknowledge BGACK Indicates that an External Device has Assumed Bus Mastership. Reset RESET System Reset. Halt HALT Indicates that the Processor Should Suspend Bus Activity. Bus Error BERR Indicates an Invalid or Illegal Bus Operation is Being Attempted. Clock CLK Clock Input to the Processor. Power Supply V _{CC} +5-volt ± 10% Power Supply.	Address Strobe	ĀS	Indicates that a Valid Address is on The Bus.
Data Buffer Enable DBEN Provides an Enable Signal for External Data Buffers. Data Transfer and Size Acknowledge DSACKO/DSACK1 DSACKO/DSACK1 Bus Response Signals that Indicate the Requested Data Transfer Operation is Completed. In Addition, these Two Lines Indicate the Size of the External Bus Port on a Cycle-by-cycle Basis. Cache Disable CDIS Dynamically Disables the On-chip Cache to Assist Emulator Support. Provides an Encoded Interrupt Level to the Processor. Autovector AVEC Requests an Autovector During an Interrupt Acknowledge Cycle. Interrupt Pending IPEND Indicates that an Interrupt is Pending. Bus Request BR Indicates that an External Device Requires Bus Mastership. Bus Grant BG Indicates that an External Device may Assume Bus Mastership. Bus Grant Acknowledge BGACK Indicates that an External Device has Assumed Bus Mastership. Reset RESET System Reset. Halt HALT Indicates that the Processor Should Suspend Bus Activity. Bus Error BERR Indicates an Invalid or Illegal Bus Operation is Being Attempted. Clock CLK Clock Input to the Processor. Power Supply Vcc +5-volt ± 10% Power Supply.	Data Strobe	DS	
Data Transfer and Size Acknowledge DSACKO/DSACK1 Bus Response Signals that Indicate the Requested Data Transfer Operation is Completed. In Addition, these Two Lines Indicate the Size of the External Bus Port on a Cycle-by-cycle Basis. Dynamically Disables the On-chip Cache to Assist Emulator Support. Provides an Encoded Interrupt Level to the Processor. Autovector AVEC Requests an Autovector During an Interrupt Acknowledge Cycle. Interrupt Pending IPEND Indicates that an Interrupt is Pending. Bus Request BR Indicates that an External Device Requires Bus Mastership. Bus Grant BG Indicates that an External Device may Assume Bus Mastership. Bus Grant Acknowledge BGACK Indicates that an External Device has Assumed Bus Mastership. Reset RESET System Reset. Halt HALT Indicates that the Processor Should Suspend Bus Activity. Bus Error BERR Indicates an Invalid or Illegal Bus Operation is Being Attempted. Clock CLK Clock Input to the Processor. Power Supply Vcc +5-volt ± 10% Power Supply.	Read/Write	R/W	Defines the Bus Transfer as an MPU Read or Write.
DSACKO/DSACK1 DSACKO/DSACK1 is Completed. In Addition, these Two Lines Indicate the Size of the External Bus Port on a Cycle-by-cycle Basis. Cache Disable CDIS Dynamically Disables the On-chip Cache to Assist Emulator Support. Interrupt Priority Level IPLO-IPL2 Provides an Encoded Interrupt Level to the Processor. Autovector AVEC Requests an Autovector During an Interrupt Acknowledge Cycle. Interrupt Pending IPEND Indicates that an Interrupt is Pending. Bus Request BR Indicates that an External Device Requires Bus Mastership. Bus Grant BG Indicates that an External Device may Assume Bus Mastership. Bus Grant Acknowledge BGACK Indicates that an External Device has Assumed Bus Mastership. Reset RESET System Reset. Halt Indicates that the Processor Should Suspend Bus Activity. Bus Error BERR Indicates an Invalid or Illegal Bus Operation is Being Attempted. Clock CLK Clock Input to the Processor. Power Supply Vcc +5-volt ± 10% Power Supply.	Data Buffer Enable	DBEN	Provides an Enable Signal for External Data Buffers.
Interrupt Priority Level IPLO-IPL2 Provides an Encoded Interrupt Level to the Processor. Autovector AVEC Requests an Autovector During an Interrupt Acknowledge Cycle. Interrupt Pending IPEND Indicates that an Interrupt is Pending. Bus Request BR Indicates that an External Device Requires Bus Mastership. Bus Grant BG Indicates that an External Device may Assume Bus Mastership. Bus Grant Acknowledge BGACK Indicates that an External Device has Assumed Bus Mastership. Reset RESET System Reset. Halt Indicates that the Processor Should Suspend Bus Activity. Bus Error BERR Indicates an Invalid or Illegal Bus Operation is Being Attempted. Clock CLK Clock Input to the Processor. Power Supply Vcc +5-volt ± 10% Power Supply.	Data Transfer and Size Acknowledge	DSACK0/DSACK1	is Completed. In Addition, these Two Lines Indicate the Size of the External
Autovector AVEC Requests an Autovector During an Interrupt Acknowledge Cycle. Interrupt Pending IPEND Indicates that an Interrupt is Pending. Bus Request BR Indicates that an External Device Requires Bus Mastership. Bus Grant BG Indicates that an External Device may Assume Bus Mastership. Bus Grant Acknowledge BGACK Indicates that an External Device has Assumed Bus Mastership. Reset RESET System Reset. Halt HALT Indicates that the Processor Should Suspend Bus Activity. Bus Error BERR Indicates an Invalid or Illegal Bus Operation is Being Attempted. Clock CLK Clock Input to the Processor. Power Supply VCC +5-volt ± 10% Power Supply.	Cache Disable	CDIS	Dynamically Disables the On-chip Cache to Assist Emulator Support.
Interrupt Pending IPEND Indicates that an Interrupt is Pending. Bus Request BR Indicates that an External Device Requires Bus Mastership. Bus Grant BG Indicates that an External Device may Assume Bus Mastership. Bus Grant Acknowledge BGACK Indicates that an External Device has Assumed Bus Mastership. Reset RESET System Reset. Halt Indicates that the Processor Should Suspend Bus Activity. Bus Error BERR Indicates an Invalid or Illegal Bus Operation is Being Attempted. Clock CLK Clock Input to the Processor. Power Supply Vcc +5-volt ± 10% Power Supply.	Interrupt Priority Level	ĪPL0-ĪPL2	Provides an Encoded Interrupt Level to the Processor.
Bus Request BR Indicates that an External Device Requires Bus Mastership. Bus Grant BG Indicates that an External Device may Assume Bus Mastership. Bus Grant Acknowledge BGACK Indicates that an External Device has Assumed Bus Mastership. Reset RESET System Reset. Halt Indicates that the Processor Should Suspend Bus Activity. Bus Error BERR Indicates an Invalid or Illegal Bus Operation is Being Attempted. Clock CLK Clock Input to the Processor. Power Supply VCC +5-volt ± 10% Power Supply.	Autovector	AVEC	Requests an Autovector During an Interrupt Acknowledge Cycle.
Bus Grant Bus Grant Acknowledge BGACK Indicates that an External Device may Assume Bus Mastership. Reset RESET System Reset. Halt HALT Indicates that the Processor Should Suspend Bus Activity. Bus Error BERR Indicates an Invalid or Illegal Bus Operation is Being Attempted. Clock CLK Clock Input to the Processor. Power Supply Vcc +5-volt ± 10% Power Supply.	Interrupt Pending	<u>IPEND</u>	Indicates that an Interrupt is Pending.
Bus Grant Acknowledge BGACK Indicates that an External Device has Assumed Bus Mastership. System Reset. Halt HALT Indicates that the Processor Should Suspend Bus Activity. Bus Error BERR Indicates an Invalid or Illegal Bus Operation is Being Attempted. Clock CLK Clock Input to the Processor. Power Supply V _{CC} +5-volt ± 10% Power Supply.	Bus Request	BR	Indicates that an External Device Requires Bus Mastership.
Reset RESET System Reset. Halt HALT Indicates that the Processor Should Suspend Bus Activity. Bus Error BERR Indicates an Invalid or Illegal Bus Operation is Being Attempted. Clock CLK Clock Input to the Processor. Power Supply V _{CC} +5-volt ± 10% Power Supply.	Bus Grant	BG	Indicates that an External Device may Assume Bus Mastership.
Halt HALT Indicates that the Processor Should Suspend Bus Activity. Bus Error BERR Indicates an Invalid or Illegal Bus Operation is Being Attempted. Clock CLK Clock Input to the Processor. Power Supply V _{CC} +5-volt ± 10% Power Supply.	Bus Grant Acknowledge	BGACK	Indicates that an External Device has Assumed Bus Mastership.
Bus Error BERR Indicates an Invalid or Illegal Bus Operation is Being Attempted. Clock CLK Clock Input to the Processor. Power Supply V _{CC} +5-volt ± 10% Power Supply.	Reset	RESET	System Reset.
Clock CLK Clock Input to the Processor. Power Supply V _{CC} +5-volt ± 10% Power Supply.	Halt	HALT	Indicates that the Processor Should Suspend Bus Activity.
Power Supply V _{CC} +5-volt ± 10% Power Supply.	Bus Error	BERR	Indicates an Invalid or Illegal Bus Operation is Being Attempted.
	Clock	CLK	Clock Input to the Processor.
Ground GND Ground Connection.	Power Supply	V _{CC}	+5-volt ± 10% Power Supply.
	Ground	GND	Ground Connection.

3. Detailed Specifications

4. Scope

This drawing describes the specific requirements for the microprocessor 68020, 16.67 MHz, 20 MHz and 25 MHz, in compliance with the MIL-STD-883 class B.

5. Applicable Documents

5.1 MIL-STD-883

- MIL-STD-883: Test Methods and Procedures for Electronics
- MIL-PRF-38535 appendix A: General Specifications for Microcircuits
- Desc Drawing 5962 860320xxx

6. Requirements

6.1 General

The microcircuits are in accordance with the applicable document and as specified herein.

6.2 Design and Construction

6.2.1 Terminal Connections

Depending on the package, the terminal connections shall be as shown in Figure 1-2 and Figure 1-3.

6.2.2 Lead Material and Finish

Lead material and finish shall be any option of MIL-STD-1835.

6.2.3 Package

The macrocircuits are packages in hermetically sealed ceramic packages which are conform to case outlines of MIL-STD-1835 (when defined):

- 114-pin SQ.PGA UP PAE Outline R Suffix
- 132-pin Ceramic Quad Flat Pack (CQFP) F Suffix: ceramic package with top brazed lid
- 132-pin Ceramic Quad Flat Pack (CERQUAD) A Suffix: ceramic base with glass sealed lid

The precise case outlines are described on Figure 12-1 and Figure 12-2.

6.3 Electrical Characteristics

Table 6-1. Absolute Maximum Ratings

Symbol	Parameter	Test Conditions	Min	Max	Unit			
V _{CC}	Supply Voltage		-0.3	+7.0	V			
V _I	Input Voltage		-0.5	+7.0	V			
D	M D D: : ::	$T_{case} = -55^{\circ}C$		2.0	W			
P _{dmax}	Max Power Dissipation	T _{case} = +125°C		1.9 W				
т	0 T	M Suffix	-55	+125	°C			
case	Operating Temperature	V Suffix	V Suffix -40 +8					
T _{stg}	Storage Temperature		-55	+150	°C			
T _{leads}	Lead Temperature	Max 5 Sec. Soldering		+270	°C			

Table 6-2. Recommended Condition of Use Unless otherwise stated, all voltages are referenced to the reference terminal (see Table 2-1 on page 7).

Symbol	Parameter		Min	Max	Unit	
V _{CC}	Supply Voltage		4.5	5.5	V	
V _{IL}	Low Level Input Voltage		-0.3	0.5	V	
V _{IH}	High Level Input Voltage		2.4	5.25	V	
T _{case}	Operating Temperature		- 55	+125	°C	
R_L	Value of Output Load Resistance		(1)		Ω	
C _L	Output Loading Capacitance			(1)	pF	
		68020-16		5		
$t_r(c)-t_f(c)$		68020-20		5		
	Clock Rise Time (See Figure 6-1 on page 10)	68020-25		4	ns	
		68020-33	_	3		
		68020-16	8	16.67		
•	0, 15, (0, 5, 0.4)	68020-20	12.5	20	MHz	
f _c	Clock Frequency (See Figure 6-1)	68020-25	12.5	25		
		68020-33	12.5	33.33		
		68020-16	60	125		
		68020-20	50	80		
t _{cyc}	Cycle Time (see Figure 6-1)	68020-25	40	80	ns	
		68020-33	30	80		
		68020-16	24	95		
. (01)		68020-20	20	54	ns	
t _W (CL)	Clock Pulse Width Low (See Figure 6-1)	68020-25	19	61		
		68020-33	14	66		

Table 6-2. Recommended Condition of Use (Continued)


Unless otherwise stated, all voltages are referenced to the reference terminal (see Table 2-1 on page 7).

Symbol	Parameter		Min	Max	Unit
		68020-16	24	95	
+ (011)	Clark Pulsa Wiskh High (Can Figure C. 1)	68020-20	20	50	ns
t _W (CH)	Clock Pulse Width High (See Figure 6-1)	68020-25	19	61	
		68020-33	14	66	

Note: 1. Load network number 1 to 4 as specified (Table 8-3) gives the maximum loading of the relevant output.

This device contains protective circuitry against damage due to high static voltages or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either GND or V_{CC}).

Figure 6-1. Clock Input Timing Diagram



Note: Timing measurements are referenced to and from a low voltage of 0.8V and a high voltage of 2.0V, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8V and 2.0V.

Table 6-3. Thermal Characteristics at 25°C

Package	Symbol	Parameter	Value	Unit
PGA 114	θ_{JA}	Thermal Resistance – Ceramic Junction to Ambient	26	°C/W
(R Suffix)	θ_{JC}	Thermal Resistance – Ceramic Junction to Case	5	°C/W
CQFP 132	Thermal Resistance – Ceramic Junction to Ambient	34	°C/W	
(F Suffix)	θ_{JC}	Thermal Resistance – Ceramic Junction to Case	2	°C/W
CERQUAD 132 θ _{JA} Thermal Resistance – Cel		Thermal Resistance – Ceramic Junction to Ambient	46	°C/W
(A Suffix)	θ_{JC}	Thermal Resistance – Ceramic Junction to Case	2	°C/W

6.4 Power Considerations

The average chip-junction temperature, T_J in °C can be obtained from:

$$T_{J} = T_{A} + (P_{D} \cdot \theta_{JA}) \tag{1}$$

T_A = Ambient Temperature, °C

 θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, $\rfloor C/W$

$$P_D = P_{INT} + P_{I/O}$$

 $P_{INT} = I_{CC} \cdot V_{CC}$, Watts – Chip Internal Power

P_{I/O} = Power Dissipation on Input and Output Pins – User Determined

For most applications $P_{I/O} < P_{INT}$ and can be neglected.

An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_{D} = K + (T_{J} + 273) \tag{2}$$

Solving equations (1) and (2) for K gives:

$$K = P_D \cdot (T_A + 273) + \theta_{JA} \cdot P_D^2 \tag{3}$$

where K is a constant pertaining to the particular part K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and P_D and P_D and P_D and P_D and P_D are obtained by solving equations (1) and (2) iteratively for any value of P_D .

The total thermal resistance of a package (θ_{JA}) can be separated into two components, θ_{JC} and θ_{CA} , representing the barrier to heat flow from the semiconductor junction to the package (case), surface (θ_{JC}) and from the case to the outside ambient (θ_{CA}) . These terms are related by the equation:

$$\theta_{\mathsf{JA}} = \theta_{\mathsf{JC}} = \theta_{\mathsf{CA}} \tag{4}$$

 θ_{JC} is device related and cannot be influenced by the user. However, θ_{CA} is user dependent and can be minimized by such thermal management techniques as heat sinks, ambient air cooling and thermal convection. Thus, good thermal management on the part of the user can significantly reduce θ_{CA} so that θ_{JA} approximately equals θ_{JC} . Substitution of θ_{JC} for θ_{JA} in equation (1) will result in a lower semiconductor junction temperature.

6.5 Mechanical and Environment

The microcircuits shall meet all mechanical environmental requirements of MIL-STD-883 for class B devices.

6.6 Marking

The document where are defined the marking are identified in the related reference documents. Each microcircuit are legible and permanently marked with the following information as minimum:

- e2v Logo
- Manufacturer's Part Number
- · Class B Identification
- Date-code of Inspection Lot
- ESD Identifier if Available
- Country of Manufacturing

7. Quality Conformance Inspection

7.1 DESC/MIL-STD-883

Is in accordance with MIL-M-38510 and method 5005 of MIL-STD-883. Group A and B inspections are performed on each production lot. Group C and D inspections are performed on a periodical basis.

8. Electrical Characteristics

8.1 General Requirements

All static and dynamic electrical characteristics specified and the relevant measurement conditions are given below.

(last issue on request to our marketing services).

Table 8-1: Static electrical characteristics for all electrical variants.

Table 8-2 on page 13: Dynamic electrical characteristics for 68020-16 (16.67 MHz), 68020-20 (20 MHz), 68020-25 (25 MHz) and 68020-33 (33.33 MHz).

For static characteristics, test methods refer to "Test Conditions Specific to the Device" on page 16 hereafter of this specification (Table 8-3).

For dynamic characteristics (Table 8-2), test methods refer to IEC 748-2 method, where existing.

Indication of "min." or "max." in the column "test temperature" means minimum or maximum operating temperature.

Table 8-1. Static Characteristics. $V_{CC} = 5.0V_{DC} \pm 10\%$; GND = $0V_{DC}$; $T_c = -55/+125$ °C or -40/+85°C (Figure 1-5 to Figure 8-3)

Symbol	Parameter	Condition	Min	Max	Units
I _{cc}	Maximum Supply Current	$V_{CC} = 5.5V$ $T_{case} -55^{\circ}C \text{ to } +25^{\circ}C$		333	mA
	Maximum Supply Current for frequency 16.67 MHz – 20 MHz 25 MHz	$V_{CC} = 5.5V$ $T_{case} = 125^{\circ}C$		207	
Icc	Maximum Supply Current for frequency 33.33 MHz	$V_{CC} = 5.5V$ $T_{case} = 125^{\circ}C$		240	mA
V _{IH}	High Level Input Voltage	$V_O = 0.5V \text{ or } 2.5$ $V_{CC} = 4.5V \text{ to } 5.5V$	2.0	V _{CC}	V
V _{IL}	Low Level Input Voltage	V _O = 0.5V or 2.4V V _{CC} = 4.5V to 5.5V	-0.5	0.8	V
V _{OH}	High Level Output Voltage All Outputs	Ι _{ΟΗ} = 400 μΑ	2.4		V
V _{OL}	Low Level Output Voltage Outputs A0-A31, FC0-FC2, D0-D31, SIZ0-SIZ1, BG	I_{OL} = 3.2 mA Load Circuit as Figure 8-3 R = 1.22 k Ω		0.5	V
V _{OL}	Low Level Output Voltage Outputs AS, DS, RMC, R/W, DBEN, IPEND	I_{OL} = 5.3 mA Load Circuit as Figure 8-3 R = 740 Ω		0.5	V

Table 8-1. Static Characteristics. $V_{CC} = 5.0V_{DC} \pm 10\%$; GND = $0V_{DC}$; $T_c = -55/+125$ °C or -40/+85°C (Figure 1-5 to Figure 8-3) (Continued)

Symbol	Parameter	Condition	Min	Max	Units
V _{OL}	Low Level Output Voltage Outputs ECS, OCS	I_{OL} = 2.0 mA Load Circuit as Figure 8-3 R = 2 k Ω		0.5	>
V _{OL}	Low Level Output Voltage Outputs HALT, RESET	I _{OL} = 10.7 mA Load Circuit as Figure 8-1 and Figure 8-2		0.5	٧
I _{IN}	Input Leakage Current (High and Low State)	$-0.5V \le V_{IN} \le V_{CC}$ (Max)		2.5	μΑ
I _{OHZ}	High level leakage current at three-state outputs Outputs A0-A31, \overline{AS} , \overline{DBEN} , \overline{DS} , D0-D31, R/ \overline{W} , FC0-FC2, \overline{RMC} , SIZ0-SIZ1	V _{OH} = 2.4V		2.5	μΑ
I _{OLZ}	Low Level Leakage Current at Three-state Outputs Outputs A0-A31, AS, DBEN, DS, D0-D31 R/W, FC0-FC2, RMC, SIZ0-SIZ1	V _{OL} = 0.5V		2.5	μA
I _{os}	Output Short-circuit Current (Any Output)	$V_{CC} = 5.5V$ $V_{O} = 0V$ (Pulsed. Duration 1 ms Duty Cycle 10:1)		200	mA

8.2 Dynamic (Switching) Characteristics

The limits and values given in this section apply over the full case temperature range -55° C to $+125^{\circ}$ C and V_{CC} in the range 4.5V to 5.5V V_{IL} = 0.5V and V_{IH} = 2.4V (See also note 12 and 13). The INTERVAL numbers refer to the timing diagrams. See Figure 6-1, Figure 8-4 and Figure 8-7.

Table 8-2. Dynamic Electrical Characteristics

		Interval	680	20-16	6802	20-20	680	20-25	68020-33			
Symbol	Parameter	Number	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
t _{CPW}	Clock Pulse Width	2, 3	24	95	20	54	19	61	14	66	ns	
t _{CHAV}	Clock High to Address/FC/Size/RMC Valid	6	0	30	0	25	0	25	0	21	ns	
t _{CHEV}	Clock High to ECS, OCS Asserted	6A	0	20	0	15	0	12	0	10	ns	
t _{CHAZX}	Clock High to Address/Data/FC/RMC/ Size High Impedance	7	0	60	0	50	0	40	0	30	ns	(11)
t _{CHAZn}	Clock High to Address/FC/Size/RMC Invalid		0		0		0		0	_	ns	
t _{CLSA}	Clock Low to AS, DS Asserted	9	3	30	3	25	3	18	3	15	ns	
t _{STSA}	AS to DS Assertion (Read)(Skew)	9A	-15	15	-10	10	-10	10	-10	10	ns	(1)
t _{ECSA}	ECS Width Asserted	10	20		15		15		10	-	ns	
t _{OCSA}	OCS Width Asserted	10A	20		15		15		10	-	ns	
t _{EOCSN}	ECS, OCS Width Negated	10B	15		10		5		5	-	ns	(11)
t _{AVSA}	Address/FC/Size/RMC Valid to AS Asserted (and DS Asserted, Read)	11	15		10		6		5	_	ns	(6)
t _{CLSN}	Clock Low to AS, DS Negated	12	0	30	0	25	0	15	0	15	ns	
t _{CLEN}	Clock Low to ECS/OCS Negated	12A	0	30	0	25	0	15	0	15	ns	
t _{SNAI}	AS, DS Negated to Address/FC/ Size/RMC Invalid	13	15		10		10		5	_	ns	

TS68020

 Table 8-2.
 Dynamic Electrical Characteristics (Continued)

		Interval 68020-16				20-20	680	20-25 68020		20-33		
Symbol	Parameter	Number	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
t _{SWA}	AS (and DS, Read) Width Asserted	14	100		85		70		50	-	ns	
t _{SWAW}	DS Width Asserted, Write	14A	40		38		30		25	_	ns	
t _{SN}	AS, DS Width Negated	15	40		38		30		23	_	ns	(11)
t _{SNSA}	DS Negated to AS Asserted	15A	35		30		25		18	_	ns	(8)
t _{CSZ}	Clock High to AS/DS/R/W/DBEN High Impedance	16		60		50		40	_	30	ns	(11)
t _{SNRN}	AS, DS Negated to R/W High	17	15		10		10		5	_	ns	(6)
t _{CHRH}	Clock High to R/W High	18	0	30	0	25	0	20	0	15	ns	
t _{CHRL}	Clock High to R/W Low	20	0	30	0	25	0	20	0	15	ns	
t _{RAAA}	R/W High to AS Asserted	21	15		10		5		5	_	ns	(6)
t _{RASA}	R/W Low to DS Asserted (Write)	22	75		60		50		35	_	ns	(6)
t _{CHDO}	Clock High to Data Out Valid	23		30		25		25	-	18	ns	
t _{SNDI}	AS, DS Negated to Data Out Valid	25	15		10		5		5	_	ns	(6)
t _{DNDBN}	DS Negated to DBEN Negated (Write)	25A	15		10		5		5	_	ns	(9)
t _{DVSA}	Data Out Valid to DS Asserted (Write) 26	26	15		10		5		5	_	ns	(6)
t _{DICL}	Data in Valid to Clock Low (Data Setup)	27	5		5		5		5	_	ns	
t _{BELCL}	Late BERR/HALT Asserted to Clock Low Setup Time	27A	20		15		10		5	_	ns	
t _{SNDN}	AS, DS Negated to DSACKx/BERR/HALT/AVEC Negated	28	0	80	0	65	0	50	0	40	ns	
t _{SNDI}	DS Negated to Data On Invalid (Data in Hold Time)	29	0		0		0		0	_	ns	(6)
t _{SNDIZ}	DS Negated to Data in High Impedance	29A		60		50		40	-	30	ns	
t _{DADI}	DSACKx Asserted to Data In Valid	31		50		43		32	-	17	ns	(2)(11)
t _{DADV}	DSACK Asserted to DSACKx Valid (DSACK Asserted Skew)	31A		15		10		10	_	10	ns	(3)(11)
t _{HRrf}	RESET Input Transition Time	32		1.5		1.5		1.5	-	1.5	Clks	
t _{CLBA}	Clock Low to BG Asserted	33	0	30	0	25	0	20	0	20	ns	
t _{CLBN}	Clock Low to BG Negated	34	0	30	0	25	0	20	0	20	ns	
t _{BRAGA}	BR Asserted to BG Asserted (RMC Not Asserted)	35	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	Clks	(11)
t _{GAGN}	BGACK Asserted to BG Negated	37	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	Clks	(11)
t _{GABRN}	BGACK Asserted to BR Negated	37A	0	1.5	0	1.5	0	1.5	0	1.5	Clks	(11)
t _{GN}	BG Width Negated	39	90		75		60		50	_	ns	(11)
t _{GA}	BG Width Asserted	39A	90		75		60		50	_	ns	
t _{CHDAR}	Clock High to DBEN Asserted (Read)	40	0	30	0	25	0	20	0	15	ns	
t _{CLDNR}	Clock Low to DBEN Negated (Read)	41	0	30	0	25	0	20	0	15	ns	
t _{CLDAW}	Clock Low to DBEN Negated (Read)	42	0	30	0	25	0	20	0	15	ns	
t _{CHDNW}	Clock High to DBEN Asserted (Read)	43	0	30	0	25	0	20	0	15	ns	

 Table 8-2.
 Dynamic Electrical Characteristics (Continued)

		Interval	680	20-16	6802	20-20	6802	20-25	68020-33			
Symbol	Parameter	Number	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
t _{RADA}	R/W Low to DBEN Asserted (Write)	44	15		10		10		5	-	ns	(6)
t _{DA}	DBEN Width Asserted READ WRITE	READ 45 60 50 40		30 60	_ _	ns ns	(5) (5)					
t _{RWA}	R/W Width Asserted (Write or Read)	46	150		125		100		75	-	ns	
t _{AIST}	Asynchronous Input Setup Time	47A	5		5		5		5	-	ns	(11)
t _{AIHT}	Asynchronous Input Hold Time	47B	15		15		10		10	-	ns	(11)
t _{DABA}	DSACKx Asserted to BERR/HALT Asserted	48		30		20		18	_	15	ns	(4)(11)
t _{DOCH}	Data Out Hold from Clock High	53	0		0		0		0	_	ns	
t _{RADC}	R/W Asserted to Data Bus Impedance Change	55	30		25		20		20	_	ns	(11)
t _{HRPW}	RESET Pulse Width (Reset Instruction)	56	512		512		512		512	_	Clks	(11)
t _{BNHN}	BERR Negated to HALT Negated (Rerun)	57	0		0		0		0	_	ns	(11)
t _{GANBD}	BGACK Negated to Bus Driven	58	1		1		1		1	_	Clks	(10)(11)
t _{GNBD}	BG Negated to Bus Driven	59	1		1		1		1	_	Clks	(10)(11)

Notes:

- 1. This number can be reduced to 5 nanoseconds if the strobes have equal loads.
- 2. If the asynchronous setup time (= 47) requirements are satisfied, the DSACKx low to data setup time (= 31) and \overline{DSACKx} low to \overline{BERR} low setup time (= 48) can be ignored. The data must only satisfy the data in to clock low setup time (= 27) for the following clock cycle, \overline{BERR} must only satisfy the late \overline{BERR} low to clock setup time (= 27) for the following clock cycle.
- 3. This parameter specifies the maximum allowable skew between DSACK0 to DSACK1 asserted or DSACK1 to DSACK0 asserted pattern = 47 must be met by DSACK0 and DSACK1.
- 4. In the absence of DSACKx, BERR is an asynchronous input using the asynchronous input setup time (= 47).
- 5. DBEN may stay asserted on consecutive write cycles.
- 6. Actual value depends on the clock input waveform.
- 7. This pattern indicates the minimum high time for $\overline{\text{ECS}}$ and $\overline{\text{OCS}}$ in the event of an internal cache hit followed immediately by a cache miss or operand cycle.
- 8. This specification guarantees operations with the 68881 co-processor, and defines a minimum time for DS negated to AS asserted (= 13A). Without this parameter, incorrect interpretation of = 9A and = 15 would indicate that the 68020 does not meet 68881 requirements.
- 9. This pattern allows the systems designer to guarantee data hold times on the output side of data buffers that have output enable signals generated with DBEN.
- 10. Guarantees that an alternate bus master has stopped driving the bus when the 68020 regains control of the bus after an arbitration sequence.
- 11. Cannot be tested. Provided for system design purposes only.
- 12. $T_{case} = -55^{\circ}C$ and $+130^{\circ}C$ in a Power off condition under Thermal soak for 4 minutes or until thermal equilibrium. Electrical parameters are tested "instant on" 100 m sec. after power is applied.
- 13. All outputs unload except for load capacitance. Clock = fmax,

LOW: HALT. RESET

HIGH: DSACKO, DSACK1, CDIS, IPLO-IPL2, DBEN, AVEC, BERR.

8.3 Test Conditions Specific to the Device

8.3.1 Loading Network

The applicable loading network shall be defined in column "Test conditions" of Table 8-2, referring to the loading network number as shown in Figure 8-1, Figure 8-2, Figure 8-3 below.

Figure 8-1. RESET Test Loads




Figure 8-2. HALT Test Load




Figure 8-3. Test Load




Table 8-3. Load Network


Load NBR	Figure	R	R_{L}	CL	Output Application
1	7	2 k	6.0 k	50 pF	OCS, ECS
2	7	1.22 k	6.0 k	130 pF	A0-A31, D0-D31, BG , FC0-FC2, SIZ0-SIZ1
3	7	0.74 k	6.0 k	130 pF	AS, DS, R/W, RMC, DBEN, IPEND

Note: 1. Equivalent loading may be simulated by the tester.

8.3.2 Time Definitions

The times specified in Table 8-2 as dynamic characteristics are defined in Figure 8-4 below, by a reference number given the column "interval N°" of the tables together with the relevant figure number.

Figure 8-4. Read Cycle Timing Diagram



Note: Timing measurements are referenced to and from a low voltage of 0.8V and a high voltage of 2.0V, unless otherwise noted. The voltage swing through this range should start outside and pass through the range such that the rise or fall will be linear between 0.8V and 2.0V.




Figure 8-5. Write Cycle Timing Diagram (Continued)

Note: Timing measurements are referenced to and from a low voltage of 0.8V and a high voltage of 2.0V, unless otherwise noted. The voltage swing thorough this range should start outside and pass through the range such that the rise or fall will be linear between 0.8V and 2.0V.




Figure 8-6. Bus Arbitration Timing Diagram

Note: Timing measurements are referenced to and from a low voltage of 0.8V and a high voltage of 2.0V, unless otherwise noted. The voltage swing thorough this range should start outside and pass through the range such that the rise or fall will be linear between 0.8V and 2.0V.

8.3.3 Input and Output Signals for Dynamic Measurements


8.3.4 AC Electrical Specifications Definitions

The AC specifications presented consist of output delays, input setup and hold times, and signal skew times. All signals are specified relative to an appropriate edge of the TS68020 clock input and, possibly, relative to one or more other signals.

The measurement of the AC specifications is defined by the waveforms in Figure 8-7. In order to test the parameters guaranteed by e2v, inputs must be driven to the voltage levels specified in Figure 8-7. Outputs of the TS68020 are specified with minimum and/or maximum limits, as appropriate, and are measured as shown. Inputs to the TS68020 are specified with minimum and, as appropriate, maximum setup and hold times, and are measurement as shown. Finally, the measurements for signal-to-signal specification are also shown.

Note that the testing levels used to verify conformance of the TS68020 to the AC specifications does not affect the guaranteed DC operation of the device as specified in the DC electrical characteristics.

Figure 8-7. Drive Levels and Test Points for AC Specification



Legend:

- A) Maximum Output Delay Specification
- B) Minimum Output Hold Time
- C) Minimum Input Setup Time Specification
- D) Minimum Input Hold Time Specification
- E) Signal Valid to Signal Valid Specification (Maximum or Minimum)
- F) Signal Valid to Signal Invalid Specification (Maximum or Minimum)

Notes: 1. This output timing is applicable to all parameters specified relative to the rising edge of the clock.

- 2. This out put timing is applicable to all parameters specified relative to the falling edge of the clock.
- 3. This input timing is applicable to all parameters specified relative to the falling edge of the clock.
- 4. This input timing is applicable to all parameters specified relative to the falling edge of the clock.
- 5. This timing is applicable to all parameters specified relative to the assertion/negation of another signal.

8.4 Additional Information

Additional information shall not be for any inspection purposes.

8.4.1 Power Consideration

See Table 6-3.

8.4.2 Capacitance (Not for Inspection Purposes

Symbol	Parameter	Test Conditions	Min	Unit
C _{in}	Input Capacitance	$V_{in} = 0V T_{amb} = 25^{\circ}C$ f = 1 MHz	20	pF

8.5 Capacitance Derating Curves

Figure 8-8 to Figure 8-13 inclusive show the typical derating conditions which apply. The capacitance includes any stray capacitance. The graphs may not be linear outside the range shown.

Figure 8-8. Address Capacitance Derating Curve






Figure 8-9. ECS and OCS Capacitance Derating Curve








Figure 8-11. DS, AS, IPEND, and BG Capacitance Derating Curve




Figure 8-12. DBEN Capacitance Derating Curve





Figure 8-13. Data Capacitance Derating Curve



9. Functional Description

9.1 Description of Registers

As shown in the programming models (Figure 9-1 and Figure 9-2) the TS68020 has sixteen 32-bit general-purpose registers, a 32-bit program counter, two 32-bit supervisor stack pointers, a 16-bit status register, a 32-bit vector base register, two 3-bit alternate function code registers, and two 32-bit cache handling (address and control) registers. Registers D0-D7 are used as data registers for bit and bit field (1- to 32-bit), byte (8-bit), long word (32-bit), and quad word (64-bit) operations. Registers A0-A6 and the user, interrupt, and master stack pointers are address registers that may be used as software stack pointers or base address registers. In addition, the address registers may be used for word and long word operations. All of the 16 (D0-D7, A0-A7) registers may be used as index registers.

The status register (Figure 9-3) contains the interrupt priority mask (three bits) as well as the condition codes: extend (X), negated (N), zero (Z), overflow (V), and carry (C). Additional control bits indicate that the processor is in the trace mode (T1 or T0), supervisor/user state (S), and master/interrupt state (M).

All microprocessors of the TS68000 Family support instruction tracing (via the T0 status bit in the TS68020) where each instruction executed is followed by a trap to a user-defined trace routine. The TS68020 adds the capability to trace only the change of flow instructions (branch, jump, subroutine call and return, etc.) using the T1 status bit. These features are important for software program development and debug.

The vector base register is used to determine the runtime location of the exception vector table in memory, hence it supports multiple vector tables so each process or task can properly manage exceptions independent of each other.

The TS68000 Family processors distinguish address spaces as supervisor / used and program/data. These four combinations are specified by the function code pins (FC0/FC1/FC2) during bus cycles, indication the particular address space. Using the function codes, the memory sub-system can distinguish between authorized access (supervisor mode is privileged access) and unauthorized access (user mode may not have access to supervisor program or data areas). To support the full privileges of the supervisor, the alternate function code registers allow the supervisor to specify an access to user program or data areas by preloading the SFC/DFC registers appropriately.

The cache registers (control – CACR, address – CAAR) allow software manipulation of the on-chip instruction cache. Control and status accesses to the instruction cache are provided by the cache control register (CACR), while the cache address register (CAAR) holds the address for those cache control functions that require an address.

TS68020

Figure 9-1. User Programming Model




Figure 9-2. Supervisor Programming Model Supplement





Figure 9-3. Status Register



9.2 Data Types and Addressing Modes

Seven basic types are supported. These data types are:

- Bits
- Bits Fields (String of consecutive bits, 1-32 bits long)
- BCD Digits (Packed: 2 digits/byte, Unpacked: 1 digit/byte)
- Byte Integers (8-bit)
- Word Integers (16-bit)
- Long Word Integers (32-bit)
- Quad Word Integers (64-bit)

In addition, operations on other data types, such as memory addresses, status word data, etc...., are provided in the instruction set. The co-processor mechanism allows direct support of floating-point data type with the TS68881 and TS68882 floating-point co-processors, as well as specialized user-defined data types and functions.

The 18 addressing modes, shown in Table 9-1, include nine basic types:

- Register Direct
- Register Indirect
- Register Indirect with Index
- Memory Indirect
- Program Counter Indirect with Displacement
- Program Counter Indirect with Index
- Program Counter Memory Indirect
- Absolute
- Immediate

The register indirect addressing modes support postincrement, predecrement, offset, and indexing. Programmers find these capabilities particularly useful for handling advanced data structures common to sophisticated applications and high level languages. The program counter relative mode also has index and offset capabilities; programmers find that this addressing mode is required to support position-independent software. In addition to these addressing modes, the TS68020 provides data operand sizing and scaling; these features provide performance enhancements to the programmer.

Table 9-1. TS68020 Addressing Modes

Addressing Modes	Syntax
Register Direct	
Data Register Direct	Dn
Address Register Direct	An
Register Indirect	
Address Register Indirect	(An)
Address Register Indirect with Post Increment	(An) +
Address Register Indirect with Predecrement	– (An)
Address Register Indirect with Displacement	(d ₁₆ An)
Register Indirect with Index	
Address Register Indirect with Index (8-bit Displacement)	(d ₈ , An, Xn)
Address Register Indirect with Index (Base Displacement)	(bd, An, Xn)
Memory Indirect	
Memory Indirect Post-Indexed	([bd, An], Xn, od)
Memory Indirect Pre-Indexed	([bd, An, Xn], od)
Program Counter Indirect with Displacement	(d ₁₆ , PC)
Program Counter Indirect with Index	
PC Indirect with Index (8-bit Displacement)	(d ₈ , PC, Xn)
PC Indirect with Index (Base Displacement)	(bd, PC, Xn)
Program Counter Memory Indirect	
PC Memory Indirect Post-Indexed	([bd, PC], Xn, od)
PC Memory Indirect Pre-Indexed	([bd, PC, Xn]), od)
Absolute	
Absolute Short	xxx.W
Absolute Long	xxx.L
Immediate	=data

- Notes: 1. Dn = Data Register, D0-D7.
 - 2. An = Address Register, A0-A7.
 - 3. d₈, d₁₆ = A twos-complement, or sign—extended displacement; added as part of the effective calculation; size is 8 (d₈) or 16 (d₁₆) bits; when omitted assemblers use a value of zero.
 - 4. Xn = Address or data register used as an index register; form is Xn, SIZE*SCALE, where SIZE is.W or.L (indicates index register size) and SCALE is 1, 2, 4, or 8 (index register is multiplied by SCALE); use of SIZE and/or SCALE is optional.
 - 5. bd = A two-complement base displacement; when present, size can be 16- or 32-bit.
 - 6. od = Outer displacement, added as part of effective address calculation after any memory indirection; use is optional with a size of 16- or 32-bit.
 - 7. PC = Program Counter.
 - 8. (data) = Immediate value of 8, 16 or 32 bits.
 - 9. () = Effective Address.
 - 10. [] = Use as indirect address to long word address.

9.3 Instruction Set Overview

The TS68020 instruction set is shown in Table 9-2. Special emphasis has been given to the instruction set's support of structured high-level languages and sophisticated operating systems. Each instruction, with few exceptions, operates on bytes, words, and long words and most instructions can use any of the 18 addressing modes. Many instruction extensions have been made on the TS68020 to take advantage of the full 32-bit operation where, on the earlier 68000 Family members, only 8 and 16 bits values were used. The TS68020 is upward source- and object-level code compatible with the family because it supports all of the instructions that previous family members offer. Additional instructions are now provided by the TS68020 in support of its advanced features.

Table 9-2. Instruction Set

Mnemonic	Description
ABCD	Add Decimal with Extend
ADD	Add
ADDA	Add Address
ADDI	Add Immediate
ADDQ	Add Quick
ADDX	Add with Extend
AND	Logical AND
ANDI	Logical AND Immediate
ASL, ASR	Arithmetic Shift Left and Right
Bcc	Branch Conditionally
BCHG	Test Bit and Change
BCLR	Test Bit and Clear
BFCHG	Test Bit Field and Change
BFCLR	Test Bit Field and Clear
BFEXTS	Signed Bit Field Extract
BFEXTU	Unsigned Bit Field Extract
BFFFO	Bit Field Find First One
BFINS	Bit Field Insert
BFSET	Test Bit Field and Set
BFTST	Test Bit Field
BKPT	Breakpoint
BRA	Branch
BSET	Test Bit and Set
BSR	Branch to Subroutine
BTST	Test Bit

 Table 9-2.
 Instruction Set (Continued)

Manage 9-2. Instruction Set (Continued)	Description
Mnemonic	Description
CALLM CAS CAS2 CHK CHK2 CLR CMP CMPA CMPI CMPM CMP2	Call Module Compare and Swap Operands Compare and Swap Dual Operands Check Register Against Bound Check Register Against Upper and Lower Bounds Clear Compare Compare Address Compare Immediate Compare Memory to Memory Compare Register Against Upper and Lower Bounds
DBcc DIVS, DIVSL DIVU, DIVUL	Test Condition, Decrement and Branch Signed Divide Unsigned Divide
EOR EORI EXG EXT, EXTB	Logical Exclusive OR Logical Exclusive OR Immediate Exchange Registers Sign Extend Take Illegal Instruction Tape
JMP JSR	Jump Jump to Subroutine
LEA LINK LSL, LSR	Load Effective Address Link and Allocate Logical Shift Left and Right
MOVE MOVEA MOVE CCR MOVE SR MOVE USP MOVEC MOVEM MOVEP MOVEQ MOVES MULS MULU	Move Move Address Move Condition Code Register Move Status Register Move User Stack Pointer Move Control Register Move Multiple Registers Move Peripheral Move Quick Move Alternate Address Space Signed Multiply Unsigned Multiply
NBCD NEG NEGX NOP NOT	Negate Decimal with Extend Negate Negate with Extend No Operation Logical Complement

 Table 9-2.
 Instruction Set (Continued)

Mnemonic	Description		
OR	Logical Inclusive OR		
ORI	Logical Inclusive OR Immediate		
PACK	Pack BCD		
PEA	Push Effective Address		
RESET	Reset External Devices		
ROL, ROR	Rotate Left and Right		
ROXL, ROXR	Rotate with Extend Left and Right		
RTD	Return and Deallocate		
RTE	Return and Exception		
RTM	Return from Module		
RTR	Return and Restore Codes		
RTS	Return from Subroutine		
SBCD	Subtract Decimal with Extend		
Scc	Set Conditionally		
STOP	Stop		
SUB	Subtract		
SUBA	Subtract Address		
SUBI	Subtract Immediate		
SUBQ	Subtract Quick		
SUBX	Subtract with Extend		
SWAP	Swap Register Words		
TAS	Test Operand and Set		
TRAP	Trap		
TRAPcc	Trap Conditionally		
TRAPV	Trap on Overflow		
TST	Test Operand		
UNLK	Unlink		
UNPK	Unpack BCD		
Co-processor Instructions			
cpBCC			
cpDBcc	Branch Conditionally		
	Test Co-processor Condition, Decrement and Branch		
cpGEN	Co-processor General Instruction		
cpRESTORE	Restore Internal State of Co-processor		
	Save Internal State of Co-processor		
cpSAVE	Set Conditionally		
cpScc	Trap Conditionally		
cpTRAPcc			

9.3.1 Bit Field Operation

The TS68020 supports variable length bit field operations up to 32-bit. A bit field may start in any bit position and span any address boundary for the full length of the bit field, up to the 32-bit maximum. The bit field insert (BFINS) inserts a value into a field. Bit field extract unsigned (BFEXTU) and bit field extract signed (BFEXTS) extract an unsigned or signed value from the field. BFFFO finds the first bit in a bit field that is set. To complement the TS68000 bit manipulation instruction, there are bit field change, clear, set and test instructions (BFCHG, BFCLR, BFSET, BFTST). Using the on-chip barrel shifter, the bit and bit field instructions are very fast and particularly useful in applications using packed bits and bit fields, such as graphics and communications.

9.3.2 Binary Coded Decimal (BCD) Support

The TS68000 Family supports BCD operations including add, subtract, and negation. The TS68020 adds the PACK and UNPACK operations for BCD conversions to and from binary form as well as other conversions, e.g., ASCII and EBCDIC. The PACK instruction reduces two bytes of data into a single byte while UNPACK reverses the operation.

9.3.3 Bounds Checking

Previous 68000 Family members offer variable bounds checking only on the upper limit of the bound. The underlying assumption is that the lower bound is zero. This is expanded on the TS68020 by providing two new instructions, CHK2 and CMP2. These instructions allow checking and comparing of both the upper and lower bounds. These instructions may be either signed or unsigned. The CMP2 instructions sets the condition codes upon completion while the CHK2 instruction, in addition to setting the condition codes, will take a system trap if either boundary condition is exceeded.

9.3.4 System Traps

Three additions have been made to the system trap capabilities of the TS68020. The current TRAPV (trap on overflow) instruction has been expanded to a TRAPcc format where any condition code is allowed to be the trapping condition. And, the TRAPcc instruction is expanded to optionally provide one or two additional words following the trap instruction so user-specified information may be presented to the trap handler. These additional words can be used when needed to provide simple error codes or debug information for interactive runtime debugging or post-mortem program dumps. Compilers may provide direction to run-time execution routines towards handling of specific conditions.

The breakpoint instruction, BKPT, is used to support the program breakpoint function for debug monitors and real-time in-circuit or hardware emulators, and the operation will be dependent on the actual system implementation. Execution of this instruction causes the TS68020 to run a breakpoint acknowledge bus cycle, with a 3-bit breakpoint identifier placed on address lines A2, A3, and A4. This 3-bit identifier permits up to eight breakpoints to be easily differentiated. The normal response to the TS68020 is an operation word (typically an instruction, originally replaced by the debugger with the breakpoint instruction) placed on the data lines by external debugger hardware and the breakpoint acknowledge cycle properly terminated. The TS68020 then executes this operation word in place of the breakpoint instruction. The debugger hardware can count the number of executions of each breakpoint and halt execution after a pre-determined number of cycles.

9.3.5 Multi-processing

To further support multi-processing with the TS68020, a compare and swap instruction, CAS, has been added. This instruction makes use of the read-modify-write cycle to compare two operands and swap a third operand pending the results of the compare. A variant of this instruction, CAS2, performs similarly comparing dual operand pairs, and updating two operands.

These multi-processing operations are useful when using common memory to share or pass data between multiple processing elements. The read-modify-write cycle is an indivisible operand that allows reading and updating a "lock" operand used to control access to the common memory elements. The CAS2 instruction is more powerful since dual operands allow the "lock" to the checked and two values (i.e., both pointers in a doubly-linked list) to be updated according to the lock's status, all in a single operation.

9.3.6 Module Support

The TS68020 includes support for modules with the call module (CALLM) and return from module (RTM) instructions. The CALLM instruction references a module descriptor. This descriptor contains control information for entry into the associated module. The CALLM instruction creates a module stack frame and stores the module state in that frame. The RTM instruction recovers the previous module state from the stack frame and returns to the calling module.

The module interface also provides a mechanism for finer resolution of access control by external hardware. Although the TS68020 does not interrupt the access control information, it does communicate with external hardware when the access control is to be changed, and relies on the external hardware to verify that the changes are legal.

CALLM and RTM, when used as subroutine calls and returns with proper descriptor formats, cause the TS68020 to perform the necessary actions to verify legitimate access to modules.

9.4 Virtual Memory/Machine Concepts

The full addressing range of the TS68020 is 4-Gbyte (4, 294, 967, 296). However, most TS68020 systems implement a smaller physical memory. Nonetheless, by using virtual memory techniques, the system can be made to appear to have a full 4-Gbyte of physical memory available to each user program. These techniques have been used for many years in large mainframe computers and minicomputers. With the TS68020 (as with the TS68010 and TS68012), virtual memory can be fully supported in microprocessor-based systems.

In a virtual memory system, a user program can be written as though it has a large amount of memory available to it when actually only a smaller amount of memory is physically present in the system.

In a similar fashion, a system provides user programs access to other devices that are not physically present in the system, such as tape drives, disk drives, printers, or terminals. With proper software emulation, a physical system can be made to appear to a user program as any other 68000 computer system and the program may be given full access to all of the resources of that emulated system. Such an emulator system is called a virtual machine.

9.4.1 Virtual Memory

The basic mechanism for supporting virtual memory is to provides a limited amount of high-speed physical memory that can be accessed directly by the processor while maintaining of a much larger "virtual" memory on secondary storage devices such as large capacity disk drives. When the processor attempts to access a location in the virtual memory map that is not resident in the physical memory (referred to as a page fault), the access to that location is temporarily suspended while the necessary data is fetched from secondary storage and placed in physical memory; the suspended access is then either restarted or continued.

The TS68020 uses instruction continuation to support virtual memory. In order for the TS68020 to use instruction continuation, it stores its internal state on the supervisor stack when a bus cycle is terminated with a bus error signal. It then loads the program counter with the address of the virtual memory bus error handler from the exception vector table (entry number two) and resumes program execution to that new address. When the bus error exception handler routine has completed execution, an RTE instruction is executed which reloads the TS68020 with the internal state stored on the stack, reruns the faulted bus cycle (when required), and continues the suspended instruction.

Instruction continuation is crucial to the support of virtual I/O devices in memory-mapped input/output systems. Since the registers of a virtual device may be simulated in the memory map, an access to such a register will cause a fault and the function of the register can be emulated by software.

9.4.2 Virtual Machine

A typical use for a virtual machine system is the development of software, such as an operating system, for a new machine also under development and not yet available for programming use. In such a system, a governing operating system emulates the hardware of the prototype system and allows the new operating system to be executed and debugged as though it were running on the new hardware. Since the new operating system is controlled by the governing operating system, it is executed at a lower privilege level than the governing operating system. Thus, any attempts by the new operating system to use virtual resources that are not physically present (and should be emulated) are trapped to the governing system and handled by its software. In the TS68020, a virtual machine is fully supported by running the new operating system in the user mode. The governing operating system executes in the supervisor mode and any attempt by the new operating system to access supervisor resources or execute privileged instructions will cause a trap to the governing operating system.

9.5 Operand Transfer Mechanism

Though the TS68020 has a full 32-bit data bus, it offers the ability to automatically and dynamically downsize its bus to 8- or 16-bit if peripheral devices are unable to accommodate the entire 32-bit. This feature allows the programmer the ability to write code that is not bus-width specific. For example, long word (32-bit) accesses to peripherals may be used in the code, yet the TS68020 will transfer only the amount of data that the peripheral can manage. This feature allows the peripheral to define its port size as 8-, 16-, or 32-bit wide and the TS68020 will dynamically size the data transfer accordingly, using multiple bus cycles when necessary. Hence, programmers are not required to program for each device port size or know the specific port size before coding; hardware designers have flexibility to choose implementations independent of software prejudices.

This is accomplished through the use of the \overline{DSACK} pins and occurs on a cycle-by-cycle basis. For example, if the processor is executing an instruction that requires the reading of a long word operand, it will attempt to read 32-bit during the first bus cycle to a long word address boundary. If the port responds that it is 32-bit wide, the TS68020 latches all 32-bit of data and continues. If the port responds that it is 16-bit wide, the TS68020 latches 16 valid bits of data and runs another cycle to obtain the other 16-bit of data. An 8-bit port is handled similarly by with four bus read cycles. Each port is fixed in assignment to particular sections of the data bus.

Justification of data on the bus is handled automatically by dynamic bus sizing. When reading 16-bit data from a 32-bit port, the data may appear on the top or bottom half of the bus, depending on the address of the data. The TS68020 determines which portion of the bus is needed to support the transfer and dynamically adjusts to read or write the data on those data lines.

The TS68020 will always transfer the maximum amount of data on all bus cycles; i.e., it always assumes the port is 32-bit wide when beginning the bus cycle. In addition, the TS68020 has no restrictions concerning alignment of operands in memory; long word operands need not be aligned on long word address boundaries. When misaligned data requires multiple bus cycles, the TS68020 aligned data requires multiple bus cycles, the TS68020 automatically runs the minimum number of bus cycles.

9.6 The Co-processor Concept

The co-processor interface is a mechanism for extending the instruction set of the TS68000 Family. Examples of these extensions are the addition of specialized data operands for the existing data types or, for the case of the floating point, the inclusion of new data types and operations for them as implemented by the TS68881 and TS68882 floating point co-processors.

The programmer's model for the TS68000 Family of microprocessors is based on sequential, non-concurrent instruction execution. This means each instruction is completely executed prior to the beginning of the next instruction. Hence, instructions do not operate concurrently in the programmer's model. Most microprocessors implement the sequential model which greatly simplifies the programmer responsibilities since sequencing control is automatic and discrete.

The TS68000 co-processor interface is designed to extend the programmer's model and it provides full support for the sequential, non-concurrent instruction execution model. Hence, instruction execution by the co-processor is assumed to not overlap with instruction execution with the main microprocessor. Yet, the TS68000 co-processor interface does allow concurrent operation when concurrency can be properly accommodated. For example, the TS68881 or TS68882 floating-point co-processor will allow the TS68020 to proceed executing instruction while the co-processor continues a floating-point operation, up to the point that the TS68020 sends another request to the co-processor. Adhering to the sequential execution model, the request to the co-processor continues a floating-point operation, up to the co-processor completes each TS68881 and TS68882 instruction before it starts the next, and the TS68020 is allowed to proceed as it can in a concurrent fashion.

co-processors are divided into two types by their bus utilization characteristics. A co-processor is a DMA co-processor if it can control the bus independent of the main processor. A co-processor is a non-DMA co-processor if it does not have the capability of controlling the bus. Both co-processor types utilize the same protocol and main processor resources. Implementation of a co-processor as a DMA or non-DMA type is based primarily on bus bandwidth of the co-processor, performance, and cost issues.

The communication protocol between the main processor and the co-processor necessary to execute a co-processor instruction is based on a group of co-processor interface registers (Table 9-3) which are defined for the TS68000 Family co-processor interface. The TS68020 hardware uses standard TS68000 asynchronous bus cycles to access the registers. Thus, the co-processor doesn't require a special bus hardware; the bus interface implemented by a co-processor for its interface register set must only satisfy the TS68020 address, data, and control signal timing to guarantee proper communication with the main processor. The TS68020 implements the communication protocol with all co-processors in hardware (and microcode) and handles all operations automatically so the programmer is only concerned with the instructions and data types provided by the co-processor as extensions to the TS68020 instruction set and data types.

Other microprocessors in the TS68000 Family can operate any TS68000 co-processor even though they may not have the hardware implementation of the co-processor interface as does the TS68020. Since the co-processor is operated through the co-processor interface registers which are accessed via normal asynchronous bus cycles, the co-processor may be used as a peripheral device. Software easily emulates the communication protocol by addressing the co-processor interface registers appropriately and passing the necessary commands and operands required by the co-processor.

The co-processor interface registers are implemented by the co-processor in addition to those registers implemented as extensions to the TS68020 programmer's model. For example, the TS68881 implements the co-processor interface registers shown in Table 9-3 and the registers in the programming model, including eight 80-bit floating-point data registers and three 32-bit control/status registers used by the TS68881 programmer.

Table 9-3. Co-processor Interface Registers

Register	Function	R/W
Response	Requests Action from CPU	R
Control	CPU	W
Save	Initiate Save of Internal State	R
Restore	Initiate Restore of Internal State	R/W
Operation Word	Current Co-processor Instruction	W
Command Word	Co-processor Specific Command	W
Condition Word	Condition to be Evaluated	W
Operand	32-bit Operand	R/W
Register Select	Specifies CPU Register or Mask	R
Instruction Address	Pointer to Co-processor Instruction	R/W
Operand Address	Pointer to Co-processor Operand	R/W

Table 9-4. Co-processor Primitives

Processor Synchronization

Busy with Current Instruction

Proceed with Next Instruction, If No Trace

Service Interrupts and Re-query, If Trace Enable

Proceed with Execution, Condition True/False

Instruction Manipulation

Transfer Operation Word

Transfer Words from Instruction Stream

Exception Handling

Take Privilege Violation if S Bit Not Set

Take Pre-Instruction Exception

Take Mid-Instruction Exception

Take Post-Instruction Exception

General Operand Transfer

Evaluate and Pass (Ea.)

Evaluate (Ea.) and Transfer Data

Write to Previously Evaluated (Ea.)

Take Address and Transfer Data

Transfer to/from Top of Stack

Register Transfer

Transfer CPU Register

Transfer CPU Control Register

Transfer Multiple CPU Registers

Transfer Multiple Co-processor Registers

Transfer CPU SR and/or ScanPC

Up to eight processors are supported in a single system with a system-unique co-processor identifier encoded in the co-processor instruction. When accessing a co-processor, the TS68020 executes standard read and write bus cycle in CPU address space, as encoded by the function codes, and places the co-processor identifier on the address bus to be used by chip-select logic to select the particular co-processor. Since standard bus cycle are used to access the co-processor, the co-processor may be located according to system design requirements, whether it be located on the microprocessor local bus, on another board on the system bus, or any other place where the chip-select and co-processor protocol using standard TS68000 bus cycles can be supported.

9.6.1 Co-processor Protocol

Interprocessor transfers are all initiated by the main processor during co-processor instruction execution. During the processing of a co-processor instruction, the main processor transfers instruction information and data to the associated co-processor, and receives data, requests, and status information from the co-processor. These transfers are all based on the TS68000 bus cycles.

The typical co-processor protocol which the main processor follows is:

- a) The main processor initiates the communications by writing command information to a location in the co-processor interface.
- b) The main processor reads the co-processor response to that information.
 - The response may indicate that the co-processor is busy, and the main processor should again query the co-processor. This allows the main processor and co-processor to synchronize their concurrent operations.
 - 2. The response may indicate some exception condition; the main processor acknowledges the exception and begins exception processing.
 - 3. The response may indicate that the co-processor needs the main processor to perform some service such as transferring data to or from the co-processor. The co-processor may also request that the main processor query the co-processor again after the service is complete.
- 4. The response may indicate that the main processor is not needed for further processing of the instruction. The communication is terminated, and the main processor is free to begin execution of the next instruction. At this point in the co-processor protocol, as the main processor continues to execute the instruction stream, the main processor may operate concurrently with the co-processor.

When the main processor encounters the next co-processor instruction, the main processor queries the co-processor until the co-processor is ready; meanwhile, the main processor can go on to service interrupts and do a context switch to execute other tasks, for example.

Each co-processor instruction type has specific requirements based on this simplified protocol. The co-processor interface may use as many extension words as requires to implement a co-processor instruction.

9.6.2 Primitives/Response

The response register is the means by which the co-processor communicates service requests to the main processor. The content of the co-processor response register is a primitive instruction to the main processor which is read during co-processor communication by the main processor. The main processor "executes" this primitive, thereby providing the services requires by the co-processor. Table 9-4 summarizes the co-processor primitives that the TS68020 accepts.

9.7 Exceptions

9.7.1 Kinds of Exceptions

Exception can be generated by either internal or external causes. The externally generated exceptions are the interrupts, the bus error, and reset requests. The interrupts are requests from peripheral devices for processor action while the bus error and reset pins are used for access control and processor restart. The internally generated exceptions come from instructions, address errors, tracing, or breakpoints. The TRAP, TRAPcc, TRAPV, cpTRAPcc, CHK, CHK2, and DIV instructions can all generate exceptions as part of their execution. Tracing behaves like a very high priority, internally generated interrupt whenever it is processed. The other internally generated exceptions are caused by illegal instructions, instruction fetches from odd addresses, and privilege violations.

9.7.2 Exception Processing Sequence

Exception processing occurs in four steps. During the first step, an internal copy is made of the status register. After the copy is made, the special processor state bits in the status register are changed. The S bit is set, putting the processor into supervisor privilege state. Also, the T1 and T0 bits are negated, allowing the exception handler to execute unhindered by tracing. For the reset and interrupt exceptions, the interrupt priority mask is also updated.

In the second step, the vector number of the exception is determined. For interrupts, the vector number is obtained by a processor read that is classified as an interrupt acknowledge cycle. For co-processor detected exceptions, the victor number is included in the co-processor exception primitive response. For all other exceptions, internal logic provides the vector number. This vector number is then used to generate the address of the exception vector.

The third step is to save the current processor status. The exception stack frame is created and filled on the supervisor stack. In order to minimize the amount of machine state that is saved, various stack frame sizes are used to contain the processor state depending on the type of exception and where it occurred during instruction execution. If the exception is an interrupt and the M bit is on, the M bit is forced off, and a short four word exception stack frame is saved on the master stack which indicates that the exception is saved on the interrupt stack. If the exception is a reset, the M bit is simply forced off, and the reset vector is accessed.

The TS68020 provides an extension to the exception stacking process. If the M bit in the status register is set, the master stack pointer (MSP) is used for all task related exceptions. When a non-task exception occurs (i.e., an interrupt), the M bit is cleared and the interrupt stack pointer (ISP) is used. This feature allows all the task's stack area to be carried within a single processor control block and new tasks may be initiated by simply reloading the master stack pointer and setting the M bit.

The fourth and last step of the exception processing is the same for all exceptions. The exception vector offset is determined by multiplying the vector number by four. This offset is then added to the contents of the vector base register (VBR) to determine the memory address of the exception vector. The new program counter value is fetched from the exception vector. The instruction at the address given in the exception vector is fetched, and the normal instruction decoding and execution is started.

9.8 On-chip Instruction Cache

Studies have shown that typical programs spend most of their execution time in a few main routines or tight loops. This phenomenon is known as locality of reference, and has an impact on performance of the program. The TS68020 takes limited advantage of this phenomenon in the form of its loop mode operation which allows certain instructions, when coupled with the DBcc instruction, to execute without the overhead of instruction fetches. In effect, this is a three word cache. Although the cache hardware has been supplied in a full range of computer systems for many years, technology now allows this feature to be integrated into the microprocessor.

9.8.1 TS68020 Cache Goals

There were two primary goals for the TS68020 microprocessor cache. The first design goal was to reduce the processor external bus activity. In a given TS68000 system, the TS68000 processor will use approximately 80 to 90 percent (for greater) of the available bus bandwidth. This is due to its extremely efficient perfecting algorithm and the overall speed of its internal architecture design. Thus, in an TS68000 system with more than one bus master (such as a processor and DMA device) or in a multiprocessor system, performance degradation can occur due to lack of available bus bandwidth. Therefore, an important goal for an TS68020 on-chip cache was to provide a substantial increase in the total available bus bandwidth.

The second primary design goal was to increase effective CPU throughput as larger memory sizes or slower memories increased average access time. By placing a high speed cache between the processor and the rest of the memory system, the effective access time now becomes:

$$t_{ACC} = h^{**}t_{CACHF} = (1 - h)^{*}t_{ext}$$

where t_{ACC} is the effective system access time, t_{CACHE} is the cache access time, t_{ext} is the access time of the rest of the system, and h is the hit ratio or the percentage of time that the data is found in the cache. Thus, for a given system design, an TS68020 on-chip cache provides a substantial CPU performance increase, or allows much slower and less expensive memories to be used for the same processor performance.

The throughput increase in the TS68020 is gained in two ways. First, the TS68020 cache is accessed in two clock cycles versus the three cycles (minimum) required for an external access. Any instruction fetch that is currently resident in the cache will provide a 33% improvement over the corresponding external access.

Second, and probably the most important benefit of the cache, is that it allows instruction stream fetches and operand accesses to proceed in parallel. For example, if the TS68020 requires both an instruction stream access and an operand access, and the instruction is resident in the cache, the operand access will proceed unimpeded rather than being queued behind the instruction fetch. Similarly, the TS68020 is fully capable of executing several internal instructions (instructions that do not require the bus) while completing an operand access for another instruction.

The TS68020 instruction cache is a 256-byte direct mapped cache organized as 64 long word entries. Each cache entry consists of a tag field made up of the upper 24 address bits, the FC2 (user/supervisor) value, one valid bit, and 32-bit of instruction data (Figure 9-4).

TS 68020 PRETCH ADDRESS Α Α Α Α Α Α Α Α Α Α Α Α Α Α Α Α Α Α С С 2 2 2 2 1 1 1 1 0 0 0 0 0 0 0 0 0 1 1 1 0 0 9 8 1 0 9 7 6 5 4 3 2 5 3 TAG INDEX 24 6 WORD SELECT 25 16 16 TAG ٧ WORD WORD 25 1 OF 64 **SELECT** REPLACEMENT DATA TAG REPLACE 16 16 25 TO INSTRUCTION PATH HIT CACHE CONTROL COMPARATOR

Figure 9-4. TS68020 On-chip Cache Organization

The TS68020 employs a 32-bit data bus and fetches instructions on long word address boundaries. Hence, each 32-bit instruction fetch brings in two 16-bit instruction words which are then written into the on-chip cache. When the cache is enabled, the subsequent prefetch will find the next 16-bit instruction word is already present in the cache and the related bus cycle is saved. If the cache were not enabled, the subsequent prefetch will find the bus controller still holds the full 32-bit and can satisfy the prefetch and again save the related bus cycle. So, even when the on-chip instruction cache is not enabled, the bus controller provides an instruction "cache hit" rate up to 50%.

10. Preparation for Delivery

10.1 Certificate of Compliance

e2v offers a certificate of compliance with each shipment of parts, affirming the products are in compliance with MIL-STD-883 and guaranteeing the parameters are tested at extreme temperatures for the entire temperature range.

11. Handling

MOS devices must be handled with certain precautions to avoid damage due to accumulation of static charge. Input protection devices have been designed in the chip to minimize the effect of this static buildup. However, the following handling practices are recommended:

- a) Device should be handled on benches with conductive and grounded surface.
- b) Ground test equipment, tools and operator
- c) Do not handle devices by the leads.
- d) Store devices in conductive foam or carriers.
- e) Avoid use of plastic, rubber, or silk in MOS areas.
- f) Maintain relative humidity above 50%, if practical.

12. Package Mechanical Data

Figure 12-1. 114-lead - Ceramic Pin Grid Array - R Suffix





Figure 12-2. 132 Pins - Ceramic Quad Flat Pack - F Suffix






Figure 12-3. 132-pin - Ceramic Quad Flat Pack/CERQUAD - A Suffix

12.1 Mass

PGA 114 – 6 grams typically

CQFP 132 – 14 grams typically

CERQUAD 132 – 5.8 grams typically

13. Terminal Connections

13.1 114-lead – Ceramic Pin Grid Array - R Suffix

See Figure 1-2 on page 4.

13.2 132-lead – Ceramic Quad Flat Pack (CQFP) - F Suffix

See Figure 1-3 on page 4.

13.3 132-lead - Ceramic Quad Flat Pack (CERQUAD) - A Suffix

See Figure 1-4 on page 5.

14. Ordering Information

TS	68020	X	У	Z	BC	20
----	-------	---	---	---	----	----

Product Code ⁽¹⁾	Part Identifier	Temperature Range ⁽¹⁾	Package ⁽¹⁾	Hirel lead finish	Screening ⁽¹⁾	Speed (MHz)
TS(X) ⁽²⁾	68020		F = CQFP132	- : Gold for PGA and CQFP or Tinned for Cerquad 1 : Tinned for PGA and CQFP	B/C = MIL STD 883 Class B	16: 16.67 MHz 20: 20 MHz 25: 25 MHz 33: 33.33 MHz

Notes: 1. For availability of the different versions, contact your local e2v sales office.

15. Document Revision History

Table 15-1 provides a revision history for this hardware specification.

Table 15-1. Document Revision History

Revision Number	Date	Substantive Change(s)
В	02/2015	Official release Cerquad body
AX	07/2002	Initial revision with Cerquad body

^{2.} The letter X in the part number designates a "Prototype" product that has not been qualified by e2v. Reliability of a TSX part-number is not guaranteed and such part-number shall not be used in Flight Hardware. Product changes may still occur while shipping prototypes.



How to reach us

Home page: www.e2v.com

Sales and Support Offices:

EMEA and India: Regional sales Offices

e2v

106 Waterhouse Lane Chelmsford

Essex CM1 2QU England
Tel: +44 (0)1245 493493
Fax: +44 (0)1245 492492
mailto: enquiries@e2v.com

e2v

16 Burospace

F-91572 Bièvres Cedex France

Tel: +33 (0) 16019 5500 Fax: +33 (0) 16019 5529 mailto: enquiries-fr@e2v.com

e2v - Germany and Austria only

106 Waterhouse Lane Chelmsford

Essex CM1 2QU England Tel: +44 (0)1245 493493 Fax: +44 (0)1245 453725

Americas

e2v inc

765 Sycamore Drive California 95035 USA Tel: +1 408 737 0992 Fax: +1 408 736 8708

mailto: enquiries-na@e2v.com

e2v inc

520 White Plains Road

Suite 450 Tarrytown, NY 10591 USA

Tel: +1 (914) 592 6050 or 1-800-342-5338,

Fax: +1 (914) 592-5148

mailto: enquiries-na@e2v.com

Asia Pacific

e2v

Unit A, 23/F, @Convoy No. 169 Electric Road

North Point Hong Kong

Telephone: +852 3679 364 8/9

Fax: +852 3583 1084

mailto: enquiries-ap@e2v.com

Product Contact:

e2v

4 Avenue de Rochepleine

BP 123 - 38521 Saint-Egrève Cedex

France

Tel: +33 (0)4 76 58 30 00

Hotline:

mailto: std-hotline@e2v.com



While e2v has taken care to ensure the accuracy of the information contained herein, it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without prior notice. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.

Users of e2v products are responsible for their own products and applications. e2v technologies does not assumes liability for application support and assistance. e2v technologies reserves the right to modify, make corrections, improvements and other changes to its products and services at any time and to discontinue any product without prior notice. Customers are advised to obtain the latest relevant information prior to placing orders.

e2v semiconductors SAS 2015 1101B-HIREL-02/15