

REVISIONS			
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Changes in accordance with NOR 5962-R097-98.	98-04-24	Monica L. Poelking
B	Add vendor CAGE F8859. Add device class V criteria. Editorial changes throughout. - gap	99-12-14	Raymond Monnin
C	Add case outline X. Add delta limits for class V devices. Editorial changes throughout - gap.	00-07-31	Raymond Monnin
D	Update boilerplate to MIL-PRF-38535 requirements. Make change to V <sub>OH</sub> delta limit in table III. - jak	01-01-10	Thomas M. Hess
E	Add section 1.5, radiation features. Make corrections to the waveforms in figure 5. Update boilerplate to MIL-PRF-38535 requirements and to include radiation hardness assured requirements. Editorial changes throughout. - LTG	05-04-14	Thomas M. Hess
F	Update radiation features in 1.5 and add SEP table IB. Update boilerplate to current MIL-PRF-38535 requirements. Editorial changes throughout. - jak	11-12-05	Thomas M. Hess
G	Update dimensions of case outline X to figure 1. - LTG	12-08-23	Thomas M. Hess
H	Add case outline Y for device type 01. Update boilerplate paragraphs to the current MIL-PRF-38535 requirements. - LTG	18-11-28	Thomas M. Hess




REV																				
SHEET																				
REV	H	H	H	H	H															
SHEET	15	16	17	18	19															
REV STATUS	REV		H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	H	
OF SHEETS	SHEET		1	2	3	4	5	6	7	8	9	10	11	12	13	14				
PMIC N/A	PREPARED BY Greg A. Pitz				<b>DLA LAND AND MARITIME</b> <b>COLUMBUS, OHIO 43218-3990</b> <a href="http://www.dla.mil/landandmaritime">http://www.dla.mil/landandmaritime</a>  <b>MICROCIRCUIT, DIGITAL, ADVANCED CMOS,</b> <b>OCTAL D-TYPE FLIP-FLOP WITH THREE-STATE</b> <b>OUTPUTS, MONOLITHIC SILICON</b>															
<b>STANDARD</b> <b>MICROCIRCUIT</b> <b>DRAWING</b>  THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE  AMSC N/A	CHECKED BY D. A. DiCenzo																			
	APPROVED BY Michael A. Frye																			
	DRAWING APPROVAL DATE 87-12-08																			
	REVISION LEVEL H				SIZE A	CAGE CODE <b>67268</b>	<b>5962-87694</b>													
SHEET 1 OF 19																				

1. SCOPE


1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device class Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels is reflected in the PIN.

1.2 PIN. The PIN is as shown in the following examples.

For device class M and Q:



For device class V:



1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

<u>Device type</u>	<u>Generic number</u>	<u>Circuit function</u>
01	54AC374	Octal D-type flip-flop with three-state outputs

1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device.

<u>Device class</u>	<u>Device requirements documentation</u>
M	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87694</b>
		REVISION LEVEL H	SHEET 2

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
S	GDFP2-F20 or CDFP3-F20	20	Flat pack
X	See figure 1	20	Flat pack <u>8/</u>
Y	See figure 1	20	Flat pack <u>9/</u>
2	CQCC1-N20	20	Square leadless chip carrier

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1.3 Absolute maximum ratings. 1/ 2/ 3/

Supply voltage range ( $V_{CC}$ )	-0.5 V dc to +7.0 V dc
DC input voltage range ( $V_{IN}$ )	-0.5 V dc to $V_{CC} + 0.5$ V dc
DC output voltage range ( $V_{OUT}$ )	-0.5 V dc to $V_{CC} + 0.5$ V dc
Clamp diode current ( $I_{IK}, I_{OK}$ )	$\pm 20$ mA
DC output current (per output pin)	$\pm 50$ mA
DC $V_{CC}$ or GND current (per output pin)	$\pm 25$ mA <u>4/</u>
Maximum power dissipation ( $P_D$ )	500 mW
Storage temperature range ( $T_{STG}$ )	-65°C to +150°C
Lead temperature (soldering, 10 seconds)	+260°C
Thermal resistance, junction-to-case ( $\theta_{JC}$ )	See MIL-STD-1835
Junction temperature ( $T_J$ )	+175°C <u>5/</u>

1.4 Recommended operating conditions. 2/ 3/ 6/

Supply voltage range ( $V_{CC}$ )	+2.0 V dc to +6.0 V dc
Input voltage range ( $V_{IN}$ )	+0.0 V dc to $V_{CC}$
Output voltage range ( $V_{OUT}$ )	+0.0 V dc to $V_{CC}$
Case operating temperature range ( $T_C$ )	-55°C to +125°C
Input rise or fall time rate ( $\Delta t/\Delta V$ ):	
$V_{CC} = 3.6$ V to 5.5 V	0 to 8 ns/V

1.5 Radiation features.

Device type 01:

Maximum total dose available (dose rate = 50 – 300 rads (Si)/s)	300 krad (Si)
Single event phenomenon (SEP):	
effective LET, no SEL (see 4.4.4.2)	$\leq 93$ MeV-cm <sup>2</sup> /mg <u>7/</u>
effective LET, no SEU (see 4.4.4.2)	$\leq 93$ MeV-cm <sup>2</sup> /mg <u>7/</u>

- 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2/ Unless otherwise noted, all voltages are referenced to GND.
- 3/ The limits for the parameters specified herein shall apply over the full specified  $V_{CC}$  range and case temperature range of -55°C to +125°C.
- 4/ For devices with multiple  $V_{CC}$  or GND pins, this value represents the total  $V_{CC}$  or GND current.
- 5/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.
- 6/ Operation from 2.0 V dc to 3.0 V dc is provided for compatibility with data retention and battery back-up systems. Data retention implies no input transition and no stored data loss with the following conditions:  $V_{IH} \geq 70\% V_{CC}$ ,  $V_{IL} \leq 30\% V_{CC}$ ,  $V_{OH} \geq 70\% V_{CC}$  @ -20  $\mu$ A,  $V_{OL} \leq 30\% V_{CC}$  @ 20  $\mu$ A.
- 7/ These limits were obtained during technology characterization and qualification, and are guaranteed by design or process, but not production tested unless specified in the customer through the purchase order or contract.
- 8/ Package case outline X flat pack with isolated lid.
- 9/ Package case outline Y flat pack with grounded lid.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87694</b>
		REVISION LEVEL <b>H</b>	SHEET <b>3</b>

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.  
MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.  
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <https://quicksearch.dla.mil>

2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents cited in the solicitation or contract.

JEDEC – SOLID STATE TECHNOLOGY ASSOCIATION (JEDEC)

JESD20 - Standard for Description of 54/74ACXXXXX and 54/74ACTXXXXX Advanced High-Speed CMOS Devices.  
JESD78 - IC Latch-Up Test.

(Copies of these documents are available online at <http://www.jedec.org> or from JEDEC – Solid State Technology Association, 3103 North 10<sup>th</sup> Street, Suite 240-S Arlington, VA 22201-2107).

ASTM INTERNATIONAL (ASTM)

ASTM F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of Semiconductor Devices.

(Copies of this document is available online at <http://www.astm.org/> or from ASTM International, 100 Barr Harbor Drive, P. O. Box C700, West Conshohocken, PA 19428-2959).

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87694</b>
		REVISION LEVEL <b>H</b>	SHEET <b>4</b>

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 and figure 1 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.2.3 Truth table. The truth table shall be as specified on figure 3.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 4.

3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.

3.2.6 Radiation exposure circuit. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DLA Land and Maritime-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change for device class M. For device class M, notification to DLA Land and Maritime-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

3.9 Verification and review for device class M. For device class M, DLA Land and Maritime, DLA Land and Maritime 's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 38 (see MIL-PRF-38535, appendix A).

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	<b>SIZE A</b>		<b>5962-87694</b>
		REVISION LEVEL H	SHEET 5

TABLE IA. Electrical performance characteristics.

Test and MIL-STD-883 method <u>1/</u>	Symbol	Test conditions <u>2/ 3/</u> -55°C ≤ T <sub>C</sub> ≤ +125°C +3.0 V ≤ V <sub>CC</sub> ≤ +5.5 V unless otherwise specified	Device type and device class	V <sub>CC</sub>	Group A subgroups	Limits <u>4/</u>		Unit
						Min	Max	
Positive input clamp voltage 3022	V <sub>IC+</sub>	For input under test, I <sub>IN</sub> = 1.0 mA	All V	0.0 V	1	0.4	1.5	V
Negative input clamp voltage 3022	V <sub>IC-</sub>	For input under test, I <sub>IN</sub> = -1.0 mA	All V	Open	1	-0.4	-1.5	V
High level output voltage 3006	V <sub>OH</sub> <u>5/</u>	V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OH</sub> = -50 μA	All	3.0 V	1, 2, 3	2.9		V
			All	4.5 V	1, 2, 3	4.4		
			All	5.5 V	1, 2, 3	5.4		
		V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OH</sub> = -12 mA	All	3.0 V	1	2.56		
			All		2, 3	2.40		
		V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OH</sub> = -24 mA	All	4.5 V	1	3.86		
			All		2, 3	3.70		
V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OH</sub> = -50 mA	All	5.5 V	1	4.86				
	All		2, 3	4.70				
Low level output voltage 3007	V <sub>OL</sub> <u>5/</u>	V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OL</sub> = +50 μA	All	3.0 V	1, 2, 3		0.1	V
			All	4.5 V	1, 2, 3		0.1	
			All	5.5 V	1, 2, 3		0.1	
		V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OL</sub> = +12 mA	All	3.0 V	1		0.36	
			All		2, 3		0.50	
		V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OL</sub> = +24 mA	All	4.5 V	1		0.36	
			All		2, 3		0.50	
V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OL</sub> = +50 mA	All	5.5 V	1		0.36			
	All		2, 3		0.50			
High level input voltage	V <sub>IH</sub> <u>6/</u>		All	3.0 V	1, 2, 3	2.1		V
			All	4.5 V	1, 2, 3	3.15		
			All	5.5 V	1, 2, 3	3.85		

See footnotes at end of table.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87694</b>
		REVISION LEVEL H	SHEET 6

TABLE IA. Electrical performance characteristics - Continued.

Test and MIL-STD-883 method <u>1/</u>	Symbol	Test conditions <u>2/ 3/</u> -55°C ≤ T <sub>c</sub> ≤ +125°C +3.0 V ≤ V <sub>CC</sub> ≤ +5.5 V unless otherwise specified	Device type and device class	V <sub>CC</sub>	Group A subgroups	Limits <u>4/</u>		Unit
						Min	Max	
Low level input voltage	<u>V<sub>IL</sub></u> <u>6/</u>		All	3.0 V	1, 2, 3		0.9	V
			All	4.5 V	1, 2, 3		1.35	
			All	5.5 V	1, 2, 3		1.65	
Input leakage current low 3009	<u>I<sub>IL</sub></u>	V <sub>IN</sub> = 0.0 V	All	5.5 V	1		-0.1	μA
			All		2, 3		-1.0	
Input leakage current high 3010	<u>I<sub>IH</sub></u>	V <sub>IN</sub> = 5.5 V	All	5.5 V	1		0.1	μA
			All		2, 3		1.0	
Quiescent supply current, output high 3005	<u>I<sub>CCH</sub></u>	V <sub>IN</sub> = V <sub>CC</sub> or GND	All	5.5 V	1		4.0	μA
			All		2, 3		80	
			M, D, P, L, R, F <u>7/</u>		01 Q, V	1		
Quiescent supply current, output low 3005	<u>I<sub>CCL</sub></u>	V <sub>IN</sub> = V <sub>CC</sub> or GND	All	5.5 V	1		4.0	μA
			All		2, 3		80	
			M, D, P, L, R, F <u>7/</u>		01 Q, V	1		
Quiescent supply current, output three state 3005	<u>I<sub>CCZ</sub></u>	V <sub>IN</sub> = V <sub>CC</sub> or GND	All	5.5 V	1		4.0	μA
			All		2, 3		80	
			M, D, P, L, R, F <u>7/</u>		01 Q, V	1		
Three state output leakage current high 3021	<u>I<sub>OZH</sub></u>	V <sub>IN</sub> = V <sub>CC</sub> or GND V <sub>OUT</sub> = V <sub>CC</sub>	All All	5.5 V	1, 2, 3		+5.0	μA
Three state output leakage current low 3020	<u>I<sub>OZL</sub></u>	V <sub>IN</sub> = V <sub>CC</sub> or GND V <sub>OUT</sub> = GND	All All	5.5 V	1, 2, 3		-5.0	μA
Input capacitance 3012	<u>C<sub>IN</sub></u>	See 4.4.1c T <sub>C</sub> = +25°C	All All	GND	4		8.0	pF
Power dissipation capacitance	<u>C<sub>PD</sub></u> <u>8/</u>	See 4.4.1c T <sub>C</sub> = +25°C, f = 1 MHz	All All	5.0 V	4		85	pF
Functional tests 3014	<u>9/</u>	See 4.4.1b V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> Verify output V <sub>OUT</sub>	All	3.0 V	7, 8	L	H	
			All	5.5 V	7, 8	L	H	

See footnotes at end of table.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87694</b>
		REVISION LEVEL H	SHEET 7

TABLE IA. Electrical performance characteristics - Continued.

Test and MIL-STD-883 method <u>1/</u>	Symbol	Test conditions <u>2/ 3/</u> -55°C ≤ T <sub>C</sub> ≤ +125°C +3.0 V ≤ V <sub>CC</sub> ≤ +5.5 V unless otherwise specified	Device type and device class	V <sub>CC</sub>	Group A subgroups	Limits <u>4/</u>		Unit	
						Min	Max		
Propagation delay time, CP to On 3003	t <sub>PHL</sub> <u>10/</u>	C <sub>L</sub> = 50 pF minimum R <sub>L</sub> = 500Ω See figure 5	All All	3.0 V	9	2.5	12.5	ns	
					10, 11	3.0	15.0		
				4.5 V	9	2.0	9.0		
	10, 11				3.0	11.0			
	t <sub>PLH</sub> <u>10/</u>			3.0 V	9	3.0	13.5		
					10, 11	3.0	16.5		
4.5 V	9	2.5	9.5						
	10, 11	3.0	12.0						
Propagation delay time, output disable $\overline{OE}$ to On 3003	t <sub>PHZ</sub> <u>10/</u>	C <sub>L</sub> = 50 pF minimum R <sub>L</sub> = 500Ω See figure 5	All All	3.0 V	9	1.0	12.5	ns	
					10, 11	1.0	16.0		
				4.5 V	9	1.5	11.0		
	10, 11				1.5	12.5			
	t <sub>PLZ</sub> <u>10/</u>			3.0 V	9	1.0	11.5		
					10, 11	1.0	13.0		
4.5 V	9	1.5	8.5						
	10, 11	1.5	10.5						
Propagation delay time, output enable time, $\overline{OE}$ to On 3014	t <sub>PZH</sub> <u>10/</u>	C <sub>L</sub> = 50 pF R <sub>L</sub> = 500Ω See figure 5	All All	3.0 V	9	1.0	11.5	ns	
					10, 11	1.0	14.0		
				4.5 V	9	1.5	9.0		
	10, 11				1.5	10.5			
	t <sub>PZL</sub> <u>10/</u>			3.0 V	9	1.0	11.5		
					10, 11	1.0	14.0		
4.5 V	9	1.5	8.5						
	10, 11	1.5	10.5						
Setup time, high or low, Dn to CP	t <sub>s</sub>	C <sub>L</sub> = 50 pF R <sub>L</sub> = 500Ω See figure 5	All All	3.0 V	9	5.5	ns		
					10, 11	6.5			
4.5 V	9			4.0					
	10, 11			5.0					
Hold time, high or low, Dn to CP	t <sub>h</sub>			All All	3.0 V	9, 10, 11		1.0	
						4.5 V		9, 10, 11	
CP pulse width, high or low	t <sub>w</sub>	All All	3.0 V	9	5.5	ns			
				10, 11	6.5				
				4.5 V	9		4.0		
					10, 11		5.0		
Maximum clock frequency	f <sub>MAX</sub>	All All	3.0 V	9, 10, 11	60	MHz			
				4.5 V	9, 10, 11		95		

See footnotes on next sheet.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87694</b>
		REVISION LEVEL H	SHEET 8



TABLE IA. Electrical performance characteristics - Continued.

- 1/ For methods not listed in the referenced MIL-STD-883, [e.g.  $V_{IH}$ ,  $V_{IL}$ ], utilize the general test procedure under the conditions listed herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table IA herein. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:
  - a.  $V_{IC}$  (pos) tests, the GND terminal can be open.  $T_C = +25^\circ\text{C}$ .
  - b.  $V_{IC}$  (neg) tests, the  $V_{CC}$  terminal shall be open.  $T_C = +25^\circ\text{C}$ .
  - c. All  $I_{CC}$  tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ RHA parts for device type 01 of this drawing have been characterized through all levels M, D, P, L, R, and F of irradiation. However, these devices are only tested at the 'F' level. Pre and post irradiation values are identical unless otherwise specified in table IA. When performing post irradiation electrical measurements for any RHA level,  $T_A = +25^\circ\text{C}$ .
- 4/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table IA, as applicable, at  $3.0\text{ V} \leq V_{CC} \leq 3.6\text{ V}$  and  $4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ .
- 5/ The  $V_{OH}$  and  $V_{OL}$  tests shall be tested at  $V_{CC} = 3.0\text{ V}$  and  $4.5\text{ V}$ . The  $V_{OH}$  and  $V_{OL}$  tests are guaranteed, if not tested, for other values of  $V_{CC}$ . Limits shown apply to operation at  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  and  $V_{CC} = 5.0\text{ V} \pm 0.5\text{ V}$ . Tests with input current at  $+50\text{ mA}$  or  $-50\text{ mA}$  are performed on only one input at a time with duration not to exceed 10 ms. Transmission driving tests may be performed using  $V_{IN} = V_{CC}$  or GND. When  $V_{IN} = V_{CC}$  or GND is used, the test is guaranteed for  $V_{IN} = V_{IH}$  minimum and  $V_{IL}$  maximum.
- 6/ The  $V_{IH}$  and  $V_{IL}$  tests are not required if applied as forcing functions for  $V_{OH}$  and  $V_{OL}$  tests.
- 7/ The maximum limit for this parameter at 100 krads (Si) is  $4\ \mu\text{A}$ .
- 8/ Power dissipation capacitance ( $C_{PD}$ ) determines both the dynamic power consumption ( $P_D$ ) and dynamic current consumption ( $I_S$ ). Where:
 
$$P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC})f + (I_{CC} \times V_{CC})$$

$$I_S = (C_{PD} + C_L) V_{CC}f + I_{CC}$$
 f is the frequency of the input signal and  $C_L$  is the external output load capacitance.
- 9/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. Allowable tolerances in accordance with MIL-STD-883 for the input voltage levels may be incorporated. For output measurements,  $L \leq 0.3V_{CC}$  and  $H \geq 0.7V_{CC}$ .
- 10/ AC limits at  $V_{CC} = 5.5\text{ V}$  are equal to the limits at  $V_{CC} = 4.5\text{ V}$  and guaranteed by testing at  $V_{CC} = 4.5\text{ V}$ . AC limits at  $V_{CC} = 3.6\text{ V}$  are equal to limits at  $V_{CC} = 3.0\text{ V}$  and guaranteed by testing at  $V_{CC} = 3.0\text{ V}$ . Minimum ac limits for  $V_{CC} = 5.5\text{ V}$  are 1.0 ns and guaranteed by guardbanding the  $V_{CC} = 4.5\text{ V}$  minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87694</b>
		REVISION LEVEL H	SHEET 9


TABLE IB. SEP test limits. 1/ 2/

Device type	V <sub>CC</sub> = 2.0 V <u>3/</u>	Bias for latch-up test V <sub>CC</sub> = 5.5 V no latch-up LET = <u>4/</u> <u>5/</u> [MeV/(mg/cm <sup>2</sup> )]
	Effective LET no upsets [MeV/(mg/cm <sup>2</sup> )]	
01	LET ≤ 93 <u>6/</u>	≤ 93

- 1/ For SEP test conditions, see 4.4.4.2 herein.
- 2/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.
- 3/ Tested for upsets at operating temperature, T<sub>A</sub> = +25°C ± 10°C.
- 4/ Tested at operating temperature, T<sub>A</sub> = +125°C ± 10°C for latch-up.
- 5/ Tested to a LET ≤ 93 MeV/(mg/cm<sup>2</sup>) with no latch-up (SEL).
- 6/ Tested to a LET ≤ 93 MeV/(mg/cm<sup>2</sup>) with no single event upsets (SEU).

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87694</b>
		REVISION LEVEL H	SHEET 10

Case outlines X and Y



Symbol	Dimensions					
	Inches			Millimeters		
	Typical	Min	Max	Typical	Min	Max
A		0.075	0.087		1.91	2.21
b		0.015	0.019		0.38	0.48
c		0.003	0.006		0.076	0.152
D		0.505	0.515		12.83	13.08
E		0.275	0.285		6.99	7.24
E2		0.199	0.211		5.05	5.36
E3	0.037			0.95		
e		0.045	0.055		1.14	1.40
L		0.250	0.370		6.35	9.39
Q		0.010	---		0.25	---
S1	0.021			0.55		

Note: Deviation from MIL-STD-1835 REF. F-9, CONFIG. B the dimension c is 0.003 inches minimum instead of 0.004 inches minimum and dimension Q is 0.010 inches Minimum instead of 0.026 inches minimum.

FIGURE 1. Case outlines X and Y.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87694</b>
		REVISION LEVEL <b>H</b>	SHEET <b>11</b>

Device type	01
Case outlines	R, S, X, Y and 2
Terminal number	Terminal symbol
1	$\overline{OE}$
2	O <sub>0</sub>
3	D <sub>0</sub>
4	D <sub>1</sub>
5	O <sub>1</sub>
6	O <sub>2</sub>
7	D <sub>2</sub>
8	D <sub>3</sub>
9	O <sub>3</sub>
10	GND
11	CP
12	O <sub>4</sub>
13	D <sub>4</sub>
14	D <sub>5</sub>
15	O <sub>5</sub>
16	O <sub>6</sub>
17	D <sub>6</sub>
18	D <sub>7</sub>
19	O <sub>7</sub>
20	V <sub>CC</sub>

FIGURE 2. Terminal connections.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87694</b>
		REVISION LEVEL H	SHEET 12

Inputs			Outputs
Dn	CP	$\overline{OE}$	On
H	↑	L	H
L	↑	L	L
X	X	H	Z

H = High voltage level  
L = Low voltage level  
X = Immaterial  
Z = High impedance  
↑ = Low to high clock transition

FIGURE 3. Truth table.




FIGURE 4. Logic diagram.

<b>STANDARD  MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87694</b>
		REVISION LEVEL H	SHEET 13






FIGURE 5. Switching waveforms and test circuit.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87694</b>
		REVISION LEVEL <b>H</b>	SHEET <b>14</b>



**NOTES:**

1.  $V_{TEST}$  = open for  $t_{PLH}$ ,  $t_{PHL}$ ,  $t_{PHZ}$ , and  $t_{PZH}$ .  $V_{TEST} = 2 \times V_{CC}$  for  $t_{PLZ}$  and  $t_{PZL}$ .
2.  $C_L = 50$  pF or equivalent (includes test jig and probe capacitance).
3.  $R_L = 500\Omega$  or equivalent.  $R_T = 50\Omega$  or equivalent.
4. The  $t_{PZL}$  and  $t_{PLZ}$  reference waveform is for the output under test with internal conditions such that the output is low at  $V_{OL}$  except when disabled by the output enable control. The  $t_{PZH}$  and  $t_{PHZ}$  reference waveform is for the output under test with internal conditions such that the output is high at  $V_{OH}$  except when disabled by the output enable control.
5. Input signal from pulse generator:  $V_{IN} = 0.0$  V to  $V_{CC}$ ;  $PRR \leq 1$  MHz;  $Z_O = 50\Omega$ ;  $t_r \leq 3.0$  ns;  $t_f \leq 3.0$  ns;  $t_r$  and  $t_f$  shall be measured from 10% of  $V_{CC}$  to 90% of  $V_{CC}$  and from 90% of  $V_{CC}$  to 10% of  $V_{CC}$ , respectively; duty cycle = 50 percent.
6. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
7. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit - Continued.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87694</b>
		REVISION LEVEL <b>H</b>	SHEET <b>15</b>

4. VERIFICATION

4.1 Sampling and inspection. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015.
  - (2)  $T_A = +125^{\circ}\text{C}$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.

4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 Conformance inspection. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4.1 Group A inspection.

- a. Tests shall be as specified in table IIA herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 3 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c.  $C_{IN}$  and  $C_{PD}$  shall be measured only for initial qualification and after process or design changes which may affect capacitance.  $C_{IN}$  shall be measured between the designated terminal and GND at a frequency of 1 MHz.  $C_{PD}$  shall be tested in accordance with the latest revision of JEDEC Standard JESD-20 and table IA herein. For  $C_{IN}$  and  $C_{PD}$ , test all applicable pins on five devices with zero failures.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87694</b>
		REVISION LEVEL H	SHEET 16



TABLE IIA. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table IA)	Subgroups (in accordance with MIL-PRF-38535, table IIB)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	---	---	1
Final electrical parameters (see 4.2)	<u>1/</u> 1, 2, 3, 7, 8, 9	<u>1/</u> 1, 2, 3, 7, 8, 9	<u>2/</u> , <u>3/</u> 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3/</u> 1, 2, 3, 7, 8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3,
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

1/ PDA applies to subgroup 1.

2/ PDA applies to subgroups 1 and 7, and deltas.

3/ Delta limits, as specified in table IIB, shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

TABLE IIB. Burn-in and operating life test delta parameters (+25°C). 1/

Parameter <u>2/</u>	Symbol	Delta limits
Supply current	I <sub>CC</sub> H, I <sub>CC</sub> L, I <sub>CC</sub> Z	±300 nA
Input current low level	I <sub>IL</sub>	±20 nA
Input current high level	I <sub>IH</sub>	±20 nA
Output voltage low level (V <sub>CC</sub> = 5.5 V, I <sub>OL</sub> = +24 mA)	V <sub>OL</sub>	±0.04 V
Output voltage high level (V <sub>CC</sub> = 5.5 V, I <sub>OH</sub> = -24 mA)	V <sub>OH</sub>	±0.20 V

1/ This table is representation of what vendor CAGE F8859 has experienced and is guaranteed and not meant to be construed as a quality assurance requirement for any other vendor.

2/ These parameters shall be recorded before and after the required burn-in and life tests to determine the delta limits.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- b. T<sub>A</sub> = +125°C, minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87694</b>
		REVISION LEVEL H	SHEET 17

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at  $T_A = +25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ , after exposure, to the subgroups specified in table IIA herein.

4.4.4.1 Total dose irradiation testing. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019 condition A, and as specified herein.

(1) Inputs tested high,  $V_{CC} = 5.5 \text{ V dc} \pm 5\%$ ,  $V_{IN} = 5.0 \text{ V dc} + 10\%$ ,  $R_{IN} = 1 \text{ k}\Omega \pm 20\%$ , and all outputs are open.

(2) Inputs tested low,  $V_{CC} = 5.5 \text{ V dc} \pm 5\%$ ,  $V_{IN} = 0.0 \text{ V dc}$ ,  $R_{IN} = 1 \text{ k}\Omega \pm 20\%$ , and all outputs are open.

4.4.4.1.1 Accelerated annealing testing. Accelerated annealing testing shall be performed on all devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limits at  $25^{\circ}\text{C} \pm 5^{\circ}\text{C}$ . Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

4.4.4.2 Single event phenomena (SEP). When specified in the purchase order or contract, SEP testing shall be required on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:

- a. The ion beam angle of incidence shall be between normal to the die surface and  $60^{\circ}$  to the normal, inclusive (i.e.  $0^{\circ} \leq \text{angle} \leq 60^{\circ}$ ). No shadowing of the ion beam due to fixturing or package related effects is allowed.
- b. The fluence shall be  $\geq 100$  errors or  $\geq 10^7$  ions/cm<sup>2</sup>.
- c. The flux shall be between  $10^2$  and  $10^5$  ions/cm<sup>2</sup>/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
- d. The particle range shall be  $\geq 20$  micron in silicon.
- e. The test temperature shall be  $+25^{\circ}\text{C}$  for the upset measurements and the maximum rated operating temperature  $\pm 10^{\circ}\text{C}$  for the latch-up measurements.
- f. Bias conditions shall be defined by the manufacturer for the latch-up measurements.
- g. For SEP test limits, see table IB herein.

4.5 Methods of inspection. Methods of inspection shall be specified as follows:

4.5.1 Voltage and current. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87694</b>
		REVISION LEVEL <b>H</b>	SHEET <b>18</b>

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.2 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 Record of users. Military and industrial users should inform DLA Land and Maritime when a system application requires configuration control and which SMD's are applicable to that system. DLA Land and Maritime will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DLA Land and Maritime-VA, telephone (614) 692-8108.

6.4 Comments. Comments on this drawing should be directed to DLA Land and Maritime-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0540.

6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in MIL-HDBK-103 and QML-38535. The vendors listed in MIL-HDBK-103 and QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DLA Land and Maritime-VA and have agreed to this drawing.

6.6.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DLA Land and Maritime-VA.

6.7 Additional information. When specified in the purchase order or contract, a copy of the following additional data shall be supplied.

- a. RHA test conditions of SEP.
- b. Number of upsets (SEU).
- c. SEU as written.
- d. SEL as written.

<b>STANDARD MICROCIRCUIT DRAWING</b> DLA LAND AND MARITIME COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87694</b>
		REVISION LEVEL H	SHEET 19

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 18-11-28

Approved sources of supply for SMD 5962-87694 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DLA Land and Maritime-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DLA Land and Maritime maintains an online database of all current sources of supply at <https://landandmaritimeapps.dla.mil/programs/smcr/>.

Standard microcircuit drawing PIN <u>1/</u>	Vendor CAGE number	Vendor similar PIN <u>2/</u>
5962-8769401RA	0C7V7	54AC374DMQB
	01295	SNJ54AC374J
5962-8769401SA	0C7V7	54AC374FMQB
	01295	SNJ54AC374W
5962-87694012A	0C7V7	54AC374LMQB
	01295	SNJ54AC374FK
5962-8769401VRA	01295	SNV54AC374J
5962-8769401VSA	01295	SNV54AC374W
5962-8769401VXA	<u>3/</u>	54AC374
5962-8769401VXC	<u>3/</u>	54AC374
5962F8769401RA	F8859	RHFAC374D04Q
5962F8769401RC	F8859	RHFAC374D03Q
5962F8769401VRA	F8859	RHFAC374D04V
5962F8769401VRC	F8859	RHFAC374D03V
5962F8769401VXA	F8859	RHFAC374K02V
5962F8769401VYC	F8859	RHFAC374K03V
5962F8769401VXC	F8859	RHFAC374K01V
5962F8769401VYA	F8859	RHFAC374K04V
5962F8769401XA	F8859	RHFAC374K02Q
5962F8769401XC	F8859	RHFAC374K01Q

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.

2/ **Caution.** Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

3/ Not available from an approved source of supply.

STANDARD MICROCIRCUIT DRAWING BULLETIN – Continued.

DATE: 18-11-28

<u>Vendor CAGE number</u>	<u>Vendor name and address</u>
01295	Texas Instruments, Inc. Semiconductor Group 8505 Forest Lane P.O. Box 660199 Dallas, TX 75243
0C7V7	Teledyne e2v, Inc. 765 Sycamore Drive Milpitas, CA 95035
F8859	ST Microelectronics 3 rue de Suisse CS 60816 35208 RENNES cedex2-FRANCE

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.